




**MOTOROLA INC.**



# **BIPOLAR POWER TRANSISTOR AND THYRISTOR DATA**





# **Power Transistors**

**1.0**

## **Index and Cross Reference**

**1.1**

## **Selector Guide**

**1.2**

## **Data Sheets**

**1.3**

# **Thyristors**

**2.0**

## **Index and Cross Reference**

**2.1**

## **Selector Guide**

**2.2**

## **Data Sheets**

**2.3**

# **TMOS Power MOSFET**

**3.0**

## **Selector Guide**

# **Rectifiers**

**4.0**

## **Selector Guide**

# **Regulator and Reference Diodes**

**5.0**

## **Selector Guide**

# **Outline Dimensions/Leadform Options/Mounting Hardware & Techniques**

**6.0**

# **Application Literature**

**7.0**

## Power Transistors

Index and Cross Reference

Selector Guide

Data Sheets

## Thyristors

Index and Cross Reference

Selector Guide

Data Sheets

## TMOS Power MOSFET

Selector Guide

## Rectifiers

Selector Guide

## Regulator and Reference Diodes

Selector Guide

Chipcretres, Designers', Duowatt, EpiBase, PowerBase, PowerTap, SUPERBRIDGES, Surmetric, Switchmode, Thermopad, TMOS, Thermowatt, Unibloc, and Uniwatt are trademarks of Motorola Inc. Annular Semiconductors are patented by Motorola Inc.

## Application Literature




# **MOTOROLA**

## **POWER DEVICE DATA**

Prepared by  
Technical Information Center

This book presents technical data for Motorola's broad line of silicon power transistors, thyristors, and triggers. Complete specifications are provided in the form of data sheets and accompanying selection guides provide a quick comparison of characteristics to simplify the task of choosing the best device for a circuit. In addition, separate selector guides for power MOSFETs, power rectifiers, as well as voltage regulator and reference diodes offer a quick technical overview of Motorola's power discrete device lines for power supply and power circuit designs.

The information in this book has been carefully checked and is believed to be accurate; however, no responsibility is assumed for inaccuracies.

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/Affirmative Action Employer.

Motorola, Inc. general policy does not recommend the use of its components in life support applications wherein a failure or malfunction of the component may directly threaten life or injury. Per Motorola Terms and Conditions of Sale, the user of Motorola components in life support applications assumes all risks of such use and indemnifies Motorola against all damages.

Fourth Edition  
©MOTOROLA INC. 1984  
Previous Edition ©1982  
"All Rights Reserved"



# MOTOROLA




## POWER DEVICE DATA

Prepared by  
Technical Information Center

This book presents technical data for Motorola's third line of silicon power transistors, thyristors, and triacs. Complete specifications are provided in the form of data sheets and accompanying selection guides provide a quick comparison of characteristics to simplify the task of choosing the best device for a circuit. In addition, separate selector guides for power MOSFETs, power rectifiers, as well as voltage regulators and reference diodes offer a quick technical overview of Motorola's power discrete device lines for power supply and power circuit designs.

The information in this book has been carefully checked and is believed to be accurate; however, no responsibility is assumed for inaccuracies.

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/Affirmative Action Employer.

Motorola, Inc. general policy does not recommend the use of its components in life support applications wherein a failure or malfunction of the component may directly threaten life or injury. For Motorola Terms and Conditions of Sale, the user of Motorola components in the support of life-critical systems assumes all risks of such use and indemnifies Motorola against all damages.

Fourth Edition  
©MOTOROLA, INC. 1984  
Previous Edition #1982  
"All Rights Reserved."

Printed in U.S.A.

# MOTOROLA POWER TRANSISTORS IN BRIEF

Index and Cross Reference

## Wide Range of Transistor Specifications

Bipolar transistors, NPNs and PNPs, single and multiple (Darlington) transistor structures, metal and plastic packages, Motorola's inventory of more than 1100 standard (off-the-shelf) power transistors covers the widest range of specifications for virtually every potential applications requirement.

Current Range — 0.5 to 300 Amperes

Voltage Range — 25 to 1500 Volts

Power Dissipation Range — 5 to 500 Watts.

### Darlingtons

Consisting of two transistors, up to two resistors, and (up to) two diodes on a single chip, Darlington transistors achieve gain figures up to 20,000 in a single package. Rapid line expansion, and the resulting widespread implementation make Motorola Darlingtons highly cost-effective in a fast growing number of applications.

### Chips, Chips, Chips!

Designing a hybrid? Motorola's total repertoire of power transistors is available. . . UNENCAPSULATED: Check with your Motorola Sales representative for price and delivery.

### Specials Unlimited

Need a unique transistor with specifications not available off-the-shelf? Chances are Motorola can produce it quickly and inexpensively. Routine use of four major power processes and more than two decades of experience in the pioneering of new structures and geometries provide the insight and capability to meet any required specification within the limits of today's technology.





# POWER TRANSISTORS

## Index and Cross Reference

The table on the subsequent pages contains an Alphanumeric index of Silicon power transistors currently manufactured and available to the industry.

The column headed "Similar" lists units with characteristics that might represent suitable replacements. In cases where such a replacement is contemplated, the Motorola device data sheet should be carefully compared with one for the device being replaced to determine any variations that could affect circuit performance.

# INDEX CROSS-REFERENCE

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2N1487		2N5877	1-196	2N3667		2N5881	1-199
2N1488		2N5878	1-196	2N3713	2N3713		1-82
2N1489		2N5877	1-196	2N3714	2N3714		1-82
2N1490		2N5878	1-196	2N3715	2N3715		1-82
2N1702		2N5877	1-196	2N3715JAN	2N3715JAN		1-49
2N3016		2N5337	1-158	2N3715JTX	2N3715JTX		1-49
2N3021		2N3789	1-112	2N3715JTXV	2N3715JTXV		1-49
2N3022		2N3789	1-112	2N3716	2N3716		1-82
2N3023		2N3789	1-112	2N3716JAN	2N3716JAN		1-49
2N3024		2N3791	1-112	2N3716JTX	2N3716JTX		1-49
2N3025		2N3791	1-112	2N3716JTXV	2N3716JTXV		1-49
2N3026		2N3791	1-112	2N3719	2N3719		1-88
2N3054	2N3054		1-58	2N3720	2N3720		1-88
2N3054A	2N3054A		1-58	2N3738	2N3738		1-93
2N3055	2N3055		1-62	2N3739	2N3739		1-93
2N3055A	2N3055A		1-65	2N3739JAN	2N3739JAN		1-49
2N3055H		2N3055A	1-65	2N3739JTX	2N3739JTX		1-49
2N3055JAN		2N5302JAN	1-50	2N3739JTXV	2N3739JTXV		1-49
2N3055SD		2N3055A	1-65	2N3740	2N3740		1-97
2N3055UB		2N3055A	1-65	2N3740A	2N3740A		1-97
2N3076		2N6249	1-257	2N3740JAN	2N3740JAN		1-49
2N3079		2N5838	1-193	2N3740JTX	2N3740JTX		1-49
2N3080		2N6542	1-309	2N3740JTXV	2N3740JTXV		1-49
2N3171		2N3789	1-112	2N3741	2N3741		1-97
2N3172		2N3789	1-112	2N3741A	2N3741A		1-97
2N3173		2N3790	1-112	2N3741JTX	2N3741JTX		1-49
2N3174		2N6226	1-189	2N3741JTXV	2N3741JTXV		1-49
2N3183		2N3789	1-112	2N3766	2N3766		1-100
2N3184		2N3789	1-112	2N3766JAN	2N3766JAN		1-49
2N3185		2N3790	1-112	2N3766JTX	2N3766JTX		1-49
2N3186		2N6226	1-189	2N3766JTXV	2N3766JTXV		1-49
2N3195		2N3789	1-112	2N3767	2N3767		1-100
2N3196		2N3789	1-112	2N3767JAN	2N3767JAN		1-49
2N3197		2N3790	1-112	2N3767JTX	2N3767JTX		1-49
2N3198		2N6226	1-189	2N3767JTXV	2N3767JTXV		1-49
2N3202		2N3719	1-88	2N3771	2N3771		1-104
2N3203		2N3720	1-88	2N3772	2N3772		1-104
2N3204		2N6303	1-88	2N3773	2N3773		1-108
2N3232		2N5877	1-196	2N3788		2N6542	1-309
2N3233		2N5632	1-178	2N3789	2N3789		1-112
2N3234		2N5760	1-189	2N3790	2N3790		1-112
2N3235		2N3055	1-62	2N3791	2N3791		1-112
2N3236		2N5632	1-178	2N3791JAN	2N3791JAN		1-49
2N3237		2N5302	1-154	2N3791JTX	2N3791JTX		1-49
2N3238		2N5882	1-199	2N3791JTXV	2N3791JTXV		1-49
2N3239		2N5882	1-199	2N3792	2N3792		1-112
2N3240		2N5882	1-199	2N3792JAN	2N3792JAN		1-49
2N3418		2N5336	1-158	2N3792JTX	2N3792JTX		1-49
2N3419		2N5336	1-158	2N3792JTXV	2N3792JTXV		1-49
2N3420		2N5336	1-158	2N3863		2N3715	1-82
2N3421		2N5336	1-158	2N3864		2N5632	1-178
2N3441	2N3441		1-69	2N3865		2N5634	1-178
2N3442	2N3442		1-71	2N3867	2N3867		1-88
2N3445	2N3445		1-74	2N3867JAN	2N3867JAN		1-49
2N3446	2N3446		1-74	2N3867JTX	2N3867JTX		1-49
2N3447	2N3447		1-74	2N3867JTXV	2N3867JTXV		1-49
2N3448	2N3448		1-74	2N3867SJAN	2N3867SJAN		1-49
2N3583	2N3583		1-76	2N3867SJTX	2N3867SJTX		1-49
2N3584	2N3584		1-76	2N3867SJTXV	2N3867SJTXV		1-49
2N3585	2N3585		1-76	2N3868	2N3868		1-88

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2N3868JAN	2N3868JAN		1-49	2N4910		2N3054*	1-58
2N3868JTX	2N3868JTX		1-49	2N4911		2N3054*	1-58
2N3868JTXV	2N3868JTXV		1-49	2N4912	2N4912		1-131
2N3868SJAN	2N3868SJAN		1-49	2N4913		2N5758*	1-189
2N3868SJTX	2N3868SJTX		1-49	2N4914		2N5758*	1-189
2N3868SJTXV	2N3868SJTXV		1-49	2N4915		2N5758*	1-189
2N3878		2N5428	1-170	2N4918	2N4918		1-134
2N3879		2N5430	1-170	2N4919	2N4919		1-134
2N3902	2N3902		1-116	2N4920	2N4920		1-134
2N3996		2N5347	1-166	2N4921	2N4921		1-138
2N3997		2N5347	1-166	2N4922	2N4922		1-138
2N3998		2N5347	1-166	2N4923	2N4923		1-138
2N3999		2N5347	1-166	2N4998		2N5347	1-166
2N4000		2N5347	1-166	2N4999		2N6187	1-245
2N4001		2N5339	1-158	2N5000		2N5347	1-166
2N4002		2N6274	1-261	2N5001		2N6187	1-245
2N4003		2N6274	1-261	2N5002		2N5347	1-166
2N4070		2N6306	1-274	2N5003		2N6187	1-245
2N4071		2N6306	1-274	2N5004		2N5347	1-166
2N4111		2N3715	1-82	2N5005		2N6187	1-245
2N4113		2N3716	1-82	2N5034		2N3055	1-62
2N4115		2N5347	1-166	2N5035		2N3055	1-62
2N4116		2N5347	1-166	2N5036		2N3055	1-62
2N4231A	2N4231A		1-120	2N5037		2N3055	1-62
2N4232A	2N4232A		1-120	2N5038	2N5038		1-142
2N4233A	2N4233A		1-120	2N5038JAN	2N5038JAN		1-50
2N4240	2N4240		1-76	2N5038JTX	2N5038JTX		1-50
2N4296		2N3738	1-93	2N5038JTXV	2N5038JTXV		1-50
2N4297		2N3738	1-93	2N5039	2N5039		1-142
2N4298		2N6235	1-124	2N5039JAN	2N5039JAN		1-50
2N4299		2N6235	1-124	2N5039JTX	2N5039JTX		1-50
2N4300		2N5337	1-158	2N5039JTXV	2N5039JTXV		1-50
2N4301		2N5337	1-158	2N5050	2N5050		1-144
2N4305		2N5337	1-158	2N5051	2N5051		1-144
2N4307		2N5337	1-158	2N5052	2N5052		1-144
2N4309		2N5339	1-158	2N5067		2N5758*	1-189
2N4311		2N5337	1-158	2N5068		2N5758*	1-189
2N4314		2N3868	1-88	2N5069		2N5758*	1-189
2N4347	2N4347		1-71	2N5083		2N5347	1-166
2N4348		2N5630*	1-174	2N5084		2N5347	1-166
2N4387		2N4898	1-128	2N5085		2N5347	1-166
2N4388		2N4898	1-128	2N5147		2N6191	1-248
2N4398	2N4398		1-124	2N5148		2N5337	1-158
2N4399	2N4399		1-124	2N5149		2N6191	1-248
2N4399JAN	2N4399JAN		1-50	2N5150		2N5337	1-158
2N4399JTX	2N4399JTX		1-50	2N5151		2N6191	1-248
2N4399JTXV	2N4399JTXV		1-50	2N5152		2N5337	1-158
2N4877		2N5337	1-158	2N5153		2N6191	1-248
2N4898	2N4898		1-128	2N5154		2N5337	1-158
2N4899	2N4899		1-128	2N5157		2N6545	1-315
2N4900	2N4900		1-128	2N5190	2N5190		1-146
2N4901		2N6226*	1-189	2N5191	2N5191		1-146
2N4902		2N6226*	1-189	2N5192	2N5192		1-146
2N4903		2N6226*	1-189	2N5193	2N5193		1-150
2N4904		2N6226*	1-189	2N5194	2N5194		1-150
2N4905		2N6226*	1-189	2N5195	2N5195		1-150
2N4906		2N6226*	1-189	2N5202		2N5428	1-170
2N4907		2N3791	1-112	2N5239		2N6306	1-274
2N4908		2N3791	1-112	2N5240		2N6544	1-315
2N4909		2N3792	1-112	2N5241		2N3902*	1-116

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.



# INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2N5264		2N6249	1-257	2N5492		2N6292	1-238
2N5284		2N5347	1-166	2N5493		2N6292	1-238
2N5285		2N5347	1-166	2N5494		2N6290	1-238
2N5286		2N6189	1-245	2N5495		2N6290	1-238
2N5287		2N6189	1-245	2N5496		2N6292	1-238
2N5293		2N6123	1-241	2N5497		2N6292	1-238
2N5294*		2N6123	1-241	2N5508		2N5428	1-170
2N5295		2N6121	1-241	2N5539		2N6379	1-285
2N5296		2N6121	1-241	2N5559		2N5633	1-178
2N5297		2N6122	1-241	2N5575		2N5685	1-185
2N5298		2N6122	1-241	2N5578		2N5685	1-185
2N5301	2N5301		1-154	2N5598		2N5428	1-170
2N5302	2N5302		1-154	2N5600		2N5428	1-170
2N5302JAN	2N5302JAN		1-50	2N5602		2N5428	1-170
2N5302JTX	2N5302JTX		1-50	2N5604		2N5430	1-170
2N5302JTXV	2N5302JTXV		1-50	2N5606		2N5428	1-170
2N5303	2N5303		1-154	2N5610		2N5428	1-170
2N5303JAN	2N5303JAN		1-50	2N5612		2N5430	1-170
2N5303JTX	2N5303JTX		1-50	2N5614		2N3448	1-74
2N5303JTXV	2N5303JTXV		1-50	2N5616		2N3448	1-74
2N5326		2N5347	1-166	2N5618		2N3448	1-74
2N5333		2N6303	1-88	2N5629	2N5629		1-174
2N5334		2N5337	1-158	2N5630	2N5630		1-174
2N5335		2N5337	1-158	2N5631	2N5631		1-174
2N5336	2N5336		1-158	2N5632	2N5632		1-178
2N5337	2N5337		1-158	2N5633	2N5633		1-178
2N5338	2N5338		1-158	2N5634	2N5634		1-178
2N5339	2N5339		1-158	2N5651		2N6235	1-254
2N5344	2N5344		1-162	2N5655	2N5655		1-182
2N5345	2N5345		1-162	2N5656	2N5656		1-182
2N5346	2N5346		1-166	2N5657	2N5657		1-182
2N5347	2N5347		1-166	2N5660		2N6233	1-254
2N5348	2N5348		1-166	2N5664		2N6233	1-254
2N5349	2N5349		1-166	2N5665		2N6235	1-254
2N5384		2N6187	1-245	2N5671		2N6338	1-282
2N5385		2N6187	1-245	2N5672		2N6339	1-282
2N5386		2N5038	1-142	2N5678		2N6378	1-285
2N5387		2N6546	1-319	2N5683	2N5683		1-185
2N5388		2N6546	1-319	2N5683JAN	2N5683JAN		1-50
2N5389		2N6546	1-319	2N5683JTX	2N5683JTX		1-50
2N5404		2N6191	1-248	2N5683JTXV	2N5683JTXV		1-50
2N5405		2N6192	1-248	2N5684	2N5684		1-185
2N5406		2N6191	1-248	2N5684JAN	2N5684JAN		1-50
2N5407		2N6193	1-248	2N5684JTX	2N5684JTX		1-50
2N5408		2N6187	1-245	2N5684JTXV	2N5684JTXV		1-50
2N5409		2N6189	1-245	2N5685	2N5685		1-185
2N5410		2N6187	1-245	2N5685JAN	2N5685JAN		1-50
2N5411		2N6189	1-245	2N5685JTX	2N5685JTX		1-50
2N5427	2N5427		1-170	2N5685JTXV	2N5685JTXV		1-50
2N5428	2N5428		1-170	2N5686	2N5686		1-185
2N5429	2N5429		1-170	2N5686JAN	2N5686JAN		1-50
2N5430	2N5430		1-170	2N5686JTX	2N5686JTX		1-50
2N5466		2N6545	1-315	2N5686JTXV	2N5686JTXV		1-50
2N5467		2N6545	1-315	2N5729		2N5337	1-158
2N5477		2N5347	1-166	2N5730		2N5347	1-158
2N5478		2N5347	1-166	2N5733		2N6274	1-261
2N5479		2N5349	1-166	2N5734		2N6338	1-282
2N5480		2N5349	1-166	2N5737		2N5878	1-196
2N5490		2N6290	1-238	2N5738		2N6229	1-178
2N5491		2N6290	1-238	2N5739		2N5878	1-196

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2N5740		2N6229	1-178	2N5983		MJE3055*	1-833
2N5741		2N5883	1-203	2N5984		MJE3055*	1-833
2N5742		2N6029	1-174	2N5985		2N5991*	1-213
2N5743		2N5883	1-203	2N5986	2N5986		1-213
2N5744		MJ4502	1-463	2N5987	2N5987		1-213
2N5745	2N5745		1-124	2N5988	2N5988		1-213
2N5745JAN	2N5745JAN		1-50	2N5989	2N5989		1-213
2N5745JTX	2N5745JTX		1-50	2N5990	2N5990		1-213
2N5745JTXV	2N5745JTXV		1-50	2N5991	2N5991		1-213
2N5758	2N5758		1-189	2N6021		2N6126	1-241
2N5759	2N5759		1-189	2N6022		2N6126	1-241
2N5760	2N5760		1-189	2N6023		2N6124	1-241
2N5804		2N6306	1-274	2N6024		2N6124	1-241
2N5805		2N6542	1-309	2N6025		2N6125	1-241
2N5838	2N5838		1-193	2N6026		2N6125	1-241
2N5839	2N5839		1-193	2N6029	2N6029		1-174
2N5840	2N5840		1-193	2N6030	2N6030		1-174
2N5867		2N3789*	1-112	2N6031	2N6031		1-174
2N5868		2N3790*	1-112	2N6032		2N6275	1-261
2N5869		2N3713*	1-82	2N6033		2N6277	1-261
2N5870		2N3714*	1-82	2N6034	2N6034		1-217
2N5871		2N3789*	1-112	2N6035	2N6035		1-217
2N5872		2N3790*	1-112	2N6036	2N6036		1-217
2N5873		2N3713*	1-82	2N6037	2N6037		1-217
2N5874		2N3714*	1-82	2N6038	2N6038		1-217
2N5875	2N5875		1-196	2N6039	2N6039		1-217
2N5876	2N5876		1-196	2N6040	2N6040		1-221
2N5877	2N5877		1-196	2N6041	2N6041		1-221
2N5878	2N5878		1-196	2N6042	2N6042		1-221
2N5879	2N5879		1-199	2N6043	2N6043		1-221
2N5880	2N5880		1-199	2N6044	2N6044		1-221
2N5881	2N5881		1-199	2N6045	2N6045		1-221
2N5882	2N5882		1-199	2N6049	2N6049		1-225
2N5883	2N5883		1-203	2N6050	2N6050		1-228
2N5884	2N5884		1-203	2N6051	2N6051		1-228
2N5885	2N5885		1-203	2N6051JAN	2N6051JAN		1-50
2N5886	2N5886		1-203	2N6051JTX	2N6051JTX		1-50
2N5929		2N6338	1-282	2N6051JTXV	2N6051JTXV		1-50
2N5930		2N6338	1-282	2N6052	2N6052		1-228
2N5931		2N6341	1-282	2N6052JAN	2N6052JAN		1-50
2N5932		2N6338	1-282	2N6052JTX	2N6052JTX		1-50
2N5933		2N6338	1-282	2N6052JTXV	2N6052JTXV		1-50
2N5935		2N6341	1-282	2N6053	2N6053		1-232
2N5936		2N6338	1-282	2N6054	2N6054		1-232
2N5937		2N6341	1-282	2N6055	2N6055		1-232
2N5954		2N6318	1-278	2N6056	2N6056		1-232
2N5955		2N6317	1-278	2N6057	2N6057		1-228
2N5956		2N6317	1-278	2N6058	2N6058		1-228
2N5970		2N5882	1-199	2N6058JAN	2N6058JAN		1-50
2N5971		2N5882	1-199	2N6058JTX	2N6058JTX		1-50
2N5972		MJ15003	1-720	2N6058JTXV	2N6058JTXV		1-50
2N5974	2N5974		1-207	2N6059	2N6059		1-228
2N5975	2N5975		1-207	2N6059JAN	2N6059JAN		1-50
2N5976	2N5976		1-207	2N6059JTX	2N6059JTX		1-50
2N5977	2N5977		1-210	2N6059JTXV	2N6059JTXV		1-50
2N5978	2N5978		1-210	2N6077	2N6077		1-236
2N5979	2N5979		1-210	2N6078	2N6078		1-236
2N5980		MJE2955*	1-833	2N6079		2N6235	1-254
2N5981		MJE2955*	1-833	2N6098		2N6487	1-301
2N5982		2N5988*	1-213	2N6099		2N6487	1-301

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.

# INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2N6100		2N6487	1-301	2N6251	2N6251		1-257
2N6101		2N6488	1-301	2N6253		2N5877	1-196
2N6102		2N6488	1-301	2N6254		2N5878	1-196
2N6103		2N6486	1-301	2N6257	2N6257		1-104
2N6106		2N6107	1-238	2N6258		2N5686	1-185
2N6107	2N6107		1-238	2N6259		2N5631	1-174
2N6108		2N6109	1-238	2N6260		2N4231A	1-120
2N6109	2N6109		1-238	2N6261		2N4233A	1-120
2N6110		2N6111	1-238	2N6262		2N5760	1-189
2N6111	2N6111		1-238	2N6263		2N5050	1-144
2N6121	2N6121		1-241	2N6264		2N5051	1-144
2N6122	2N6122		1-241	2N6270		2N6338	1-282
2N6123	2N6123		1-241	2N6271		2N6338	1-282
2N6124	2N6124		1-241	2N6272		2N6338	1-282
2N6125	2N6125		1-241	2N6273		2N6338	1-282
2N6126	2N6126		1-241	2N6274	2N6274		1-261
2N6127		2N6436	1-297	2N6274JAN	2N6274JAN		1-50
2N6128		2N6338	1-282	2N6274JTX	2N6274JTX		1-50
2N6129	2N6129		1-47	2N6274JTXV	2N6274JTXV		1-50
2N6130	2N6130		1-47	2N6275	2N6275		1-261
2N6131	2N6131		1-47	2N6276	2N6276		1-261
2N6132	2N6132		1-47	2N6277	2N6277		1-261
2N6133	2N6133		1-47	2N6277JAN	2N6277JAN		1-50
2N6134	2N6134		1-47	2N6277JTX	2N6277JTX		1-50
2N6175		MPSU10	1-933	2N6277JTXV	2N6277JTXV		1-50
2N6176		MPSU10	1-933	2N6278		2N6274	1-261
2N6177		2N6559	1-333	2N6279		2N6275	1-261
2N6178		MPSU06	1-929	2N6280		2N6276	1-261
2N6179		MPSU05	1-929	2N6281		2N6277	1-261
2N6180		MPSU56	1-946	2N6282	2N6282		1-265
2N6181		MPSU55	1-946	2N6283	2N6283		1-265
2N6186	2N6186		1-245	2N6283JAN	2N6283JAN		1-50
2N6187	2N6187		1-245	2N6283JTX	2N6283JTX		1-50
2N6188	2N6188		1-245	2N6283JTXV	2N6283JTXV		1-50
2N6189	2N6189		1-245	2N6284	2N6284		1-265
2N6190	2N6190		1-248	2N6284JAN	2N6284JAN		1-50
2N6191	2N6191		1-248	2N6284JTX	2N6284JTX		1-50
2N6192	2N6192		1-248	2N6284JTXV	2N6284JTXV		1-50
2N6193	2N6193		1-248	2N6285	2N6285		1-265
2N6211	2N6211		1-251	2N6286	2N6286		1-265
2N6212	2N6212		1-251	2N6286JAN	2N6286JAN		1-50
2N6213	2N6213		1-251	2N6286JTX	2N6286JTX		1-50
2N6226	2N6226		1-189	2N6286JTXV	2N6286JTXV		1-50
2N6227	2N6227		1-189	2N6287	2N6287		1-265
2N6228	2N6228		1-189	2N6287JAN	2N6287JAN		1-50
2N6229	2N6229		1-178	2N6287JTX	2N6287JTX		1-50
2N6230	2N6230		1-178	2N6287JTXV	2N6287JTXV		1-50
2N6231	2N6231		1-178	2N6288	2N6288		1-238
2N6233	2N6233		1-254	2N6289		2N6288	1-238
2N6234	2N6234		1-254	2N6290	2N6290		1-238
2N6235	2N6235		1-254	2N6291		2N6290	1-238
2N6242		MJ13015	1-671	2N6292	2N6292		1-238
2N6243		MJ13334	1-707	2N6293		2N6292	1-238
2N6244		MJ13333	1-707	2N6294	2N6294		1-270
2N6245		MJ13334	1-707	2N6295	2N6295		1-270
2N6246		2N5879	1-199	2N6296	2N6296		1-270
2N6247		2N5880	1-199	2N6297	2N6297		1-270
2N6248		MJ15016	1-65	2N6298	2N6298		1-232
2N6249	2N6249		1-257	2N6298JAN	2N6298JAN		1-49
2N6250	2N6250		1-257	2N6298JTX	2N6298JTX		1-49

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.



# INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2N6298JTXV	2N6298JTXV		1-49	2N6378	2N6378		1-285
2N6299	2N6299		1-232	2N6378JAN	2N6378JAN		1-50
2N6299JAN	2N6299JAN		1-49	2N6378JTX	2N6378JTX		1-50
2N6299JTX	2N6299JTX		1-49	2N6378JTXV	2N6378JTXV		1-50
2N6299JTXV	2N6299JTXV		1-49	2N6379	2N6379		1-285
2N6300	2N6300		1-232	2N6379JAN	2N6379JAN		1-50
2N6300JAN	2N6300JAN		1-49	2N6379JTX	2N6379JTX		1-50
2N6300JTX	2N6300JTX		1-49	2N6379JTXV	2N6379JTXV		1-50
2N6300JTXV	2N6300JTXV		1-49	2N6380		2N6377	1-285
2N6301	2N6301		1-232	2N6381		2N6378	1-285
2N6301JAN	2N6301JAN		1-49	2N6382		2N6379	1-285
2N6301JTX	2N6301JTX		1-49	2N6383	2N6383		1-289
2N6301JTXV	2N6301JTXV		1-49	2N6383JAN	2N6383JAN		1-49
2N6302		2N5630	1-174	2N6383JTX	2N6383JTX		1-49
2N6303	2N6303		1-88	2N6383JTXV	2N6383JTXV		1-49
2N6306	2N6306		1-274	2N6384	2N6384		1-289
2N6306JAN	2N6306JAN		1-49	2N6384JAN	2N6384JAN		1-49
2N6306JTX	2N6306JTX		1-49	2N6384JTX	2N6384JTX		1-49
2N6307	2N6307		1-274	2N6384JTXV	2N6384JTXV		1-49
2N6308	2N6308		1-274	2N6385	2N6385		1-289
2N6308JAN	2N6308JAN		1-49	2N6385JAN	2N6385JAN		1-49
2N6308JTX	2N6308JTX		1-49	2N6385JTX	2N6385JTX		1-49
2N6312	2N6312		1-120	2N6385JTXV	2N6385JTXV		1-49
2N6313	2N6313		1-120	2N6386	2N6386		1-293
2N6314	2N6314		1-120	2N6387	2N6387		1-293
2N6315	2N6315		1-278	2N6388	2N6388		1-293
2N6316	2N6316		1-278	2N6406		MJE171	1-797
2N6317	2N6317		1-278	2N6407		MJE172	1-797
2N6318	2N6318		1-278	2N6408		MJE181*	1-797
2N6322		MJ10015	1-537	2N6409		MJE182*	1-797
2N6323		MJ10015	1-537	2N6410		MJE200*	1-801
2N6324		MJ10015	1-537	2N6411		MJE210	1-801
2N6325		MJ10015	1-537	2N6412		MJE180	1-797
2N6326	2N6326		1-31	2N6413		MJE181	1-797
2N6327	2N6327		1-31	2N6414		MJE170	1-797
2N6328	2N6328		1-31	2N6415		MJE171	1-797
2N6329	2N6329		1-31	2N6416		MJE243	1-807
2N6330	2N6330		1-31	2N6417		MJE243	1-807
2N6331	2N6331		1-31	2N6418		MJE253	1-807
2N6338	2N6338		1-282	2N6419		MJE253	1-807
2N6338JAN	2N6338JAN		1-50	2N6420	2N6420		1-76
2N6338JTX	2N6338JTX		1-50	2N6421	2N6421		1-76
2N6338JTXV	2N6338JTXV		1-50	2N6422	2N6422		1-76
2N6339	2N6339		1-282	2N6423	2N6423		1-76
2N6340	2N6340		1-282	2N6424	2N6424		1-93
2N6341	2N6341		1-282	2N6425	2N6425		1-93
2N6341JAN	2N6341JAN		1-50	2N6436	2N6436		1-297
2N6341JTX	2N6341JTX		1-50	2N6437	2N6437		1-297
2N6341JTXV	2N6341JTXV		1-50	2N6437JAN	2N6437JAN		1-50
2N6354		2N6339	1-282	2N6437JTX	2N6437JTX		1-50
2N6355		2N6057	1-228	2N6437JTXV	2N6437JTXV		1-50
2N6356		2N6057	1-228	2N6438	2N6438		1-297
2N6357		2N6058	1-228	2N6438JAN	2N6438JAN		1-50
2N6358		2N6058	1-228	2N6438JTX	2N6438JTX		1-50
2N6359		2N5885	1-203	2N6438JTXV	2N6438JTXV		1-50
2N6371		2N6569	1-336	2N6465		MJ3247	1-457
2N6372		2N6316	1-278	2N6466		MJ3247	1-457
2N6373		2N6315	1-278	2N6467		MJ3237	1-457
2N6374		2N6315	1-278	2N6468		MJ3237	1-457
2N6377	2N6377		1-285	2N6469		2N5879	1-199

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.

# INDEX CROSS-REFERENCE (Continued)

1.1	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
	2N6470		2N5881	1-199	2N6576	2N6576		1-340
	2N6471		2N5881	1-199	2N6577	2N6577		1-340
	2N6472		2N5882	1-199	2N6578	2N6578		1-340
	2N6473		FT317	1-46	2N6579		MJ13080	1-683
	2N6474		FT317A	1-46	2N6580		MJ13080	1-683
	2N6475		FT417	1-46	2N6581		MJ16004	1-735
	2N6476		FT417A	1-46	2N6582		MJ13080	1-683
	2N6477		FT317A	1-46	2N6583		MJ13080	1-683
	2N6478		FT317B	1-46	2N6584		MJ16008	1-750
	2N6486	2N6486		1-301	2N6591	2N6591		1-343
	2N6487	2N6487		1-301	2N6592	2N6592		1-343
	2N6488	2N6488		1-301	2N6593	2N6593		1-343
	2N6489	2N6489		1-301	2N6594	2N6594		1-347
	2N6490	2N6490		1-301	2N6609	2N6609		1-108
	2N6491	2N6491		1-301	2N6648	2N6648		1-289
	2N6492		2N6055	1-232	2N6648JAN	2N6648JAN		1-49
	2N6493		2N6056	1-232	2N6648JTX	2N6648JTX		1-49
	2N6494		2N6056	1-232	2N6648JTXV	2N6648JTXV		1-49
	2N6495		2N6316	1-278	2N6649	2N6649		1-289
	2N6496		2N6339	1-282	2N6649JAN	2N6649JAN		1-49
	2N6497	2N6497		1-305	2N6649JTX	2N6649JTX		1-49
	2N6498	2N6498		1-305	2N6649JTXV	2N6649JTXV		1-49
	2N6499	2N6499		1-305	2N6650	2N6650		1-289
	2N6500		2N5430	1-170	2N6650JAN	2N6650JAN		1-49
	2N6510		2N6306	1-274	2N6650JTX	2N6650JTX		1-49
	2N6511		2N6306	1-274	2N6650JTXV	2N6650JTXV		1-49
	2N6512		2N6544	1-315	2N6653		MJ13332	1-707
	2N6513		2N6545	1-315	2N6654		MJ13332	1-707
	2N6514		2N6544	1-315	2N6655		MJ13333	1-707
	2N6530		TIP101	1-975	2N6666	2N6666		1-351
	2N6531		TIP102	1-975	2N6667	2N6667		1-351
	2N6532		TIP102	1-975	2N6668	2N6668		1-351
	2N6534		2N6301	1-232	2N6669		MJE15028	1-909
	2N6535		TIP102	1-975	2N6671		2N6544	1-315
	2N6536		TIP102	1-975	2N6672		MJ13080	1-683
	2N6542	2N6542		1-309	2N6673		MJ13080	1-683
	2N6543	2N6543		1-309	2N6674		MJ13090	1-689
	2N6544	2N6544		1-315	2N6675		MJ13090	1-689
	2N6545	2N6545		1-315	2N6676	2N6676		1-355
	2N6546	2N6546		1-319	2N6677	2N6677		1-355
	2N6546JAN	2N6546JAN		1-50	2N6678	2N6678		1-355
	2N6546JTX	2N6546JTX		1-50	2N6833	2N6833		1-359
	2N6547	2N6547		1-319	2N6834	2N6834		1-359
	2N6547JAN	2N6547JAN		1-50	2N6835	2N6835		1-367
	2N6547JTX	2N6547JTX		1-50	2N6836	2N6836		1-374
	2N6548	2N6548		1-323	2N6837	2N6837		1-381
	2N6549	2N6549		1-323	2SA483		2N6420	1-76
	2N6551	2N6551		1-326	2SA489		2N6126	1-241
	2N6552	2N6552		1-326	2SA490		2N6125	1-241
	2N6553	2N6553		1-326	2SA496		2N4918	1-134
	2N6554	2N6554		1-330	2SA505		2N4919	1-134
	2N6555	2N6555		1-330	2SA566		2N6420	1-76
	2N6556	2N6556		1-330	2SA613		2N4899	1-128
	2N6557	2N6557		1-333	2SA614		2N4900	1-128
	2N6558	2N6558		1-333	2SA616		2N3741	1-97
	2N6559	2N6559		1-333	2SA623		D41E1	1-411
	2N6569	2N6569		1-336	2SA624		D41E5	1-411
	2N6573		2N6546	1-319	2SA626		2N6226	1-189
	2N6574		2N6546	1-319	2SA627		2N6226	1-189
	2N6575		2N6547	1-319	2SA633		D41E1	1-411

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2SA634		D41E5	1-411	2SA897		MPSU55	1-946
2SA635		D41D7	1-407	2SA898		MJE350	1-815
2SA636		2N6556	1-330	2SA899		MJE350	1-815
2SA645		D41D10	1-407	2SA900		MJE210	1-801
2SA646		2N6556	1-330	2SA907		MJ15016	1-65
2SA647		2N6556	1-330	2SA908		MJ15002	1-717
2SA648		2N6230	1-178	2SA909		MJ15023	1-728
2SA652		2N6420	1-76	2SA922		2N4918	1-134
2SA653		2N6420	1-76	2SA939		MJE350	1-815
2SA656		2N6228	1-189	2SA940		MJE15031	1-909
2SA657		2N6226	1-189	2SA949		MJE15031	1-909
2SA658		2N6226	1-189	2SA957		MJE15031	1-909
2SA663		2N6226	1-189	2SA958		MJE15031	1-909
2SA670		2N6125	1-241	2SA962		MPSU55	1-946
2SA671		2N6125	1-241	2SA963		MJE171	1-797
2SA679		MJ15016	1-65	2SA965		MJE15029	1-909
2SA680		2N5880	1-199	2SA966		TIP32	1-957
2SA681		MJE253	1-807	2SA968		MJE15031	1-909
2SA682		MJE253	1-807	2SA969		MJ3238	1-457
2SA698		MDS60	1-439	2SA971		2N6609	1-108
2SA699		D41E5	1-411	2SA980		2N6229	1-178
2SA700		TIP30	1-955	2SA981		2N6230	1-178
2SA703		D41E1	1-411	2SA982		2N6231	1-178
2SA706		MPSU55	1-946	2SA1001		2N6438	1-297
2SA714		2N6228	1-189	2SA1002		2N6438	1-297
2SA715		MJE170	1-797	2SA1003		2N6438	1-297
2SA738		MJE170	1-797	2SA1007		2N6231	1-178
2SA739		MJ6502	1-467	2SA1008		TIP32C	1-957
2SA755		2N6125	1-241	2SA1010		TIP42C	1-967
2SA756		2N6226	1-189	2SA1011		MJE15031	1-909
2SA757		2N6227	1-189	2SA1012		TIP42A	1-967
2SA758		2N6228	1-189	2SA1020		TIP32	1-957
2SA762		2N6211	1-251	2SA1040		2N6438	1-297
2SA764		2N6317	1-278	2SA1041		2N6438	1-297
2SA765		2N6318	1-278	2SA1042		2N6436	1-297
2SA766		2N6420	1-76	2SA1043		2N6438	1-297
2SA768		2N6125	1-241	2SA1044		2N6436	1-297
2SA769		2N6126	1-241	2SA1045		2N6052	1-228
2SA770		2N6109	1-238	2SA1046		2N6052	1-228
2SA771		2N6107	1-238	2SA1063		2N6228	1-189
2SA775		TIP30C	1-955	2SA1064		2N6231	1-178
2SA779		2N4918	1-134	2SA1065		2N6231	1-178
2SA780		2N4919	1-134	2SA1067		2N6230	1-178
2SA794		MJE253	1-807	2SA1068		2N6231	1-178
2SA795		MJE253	1-807	2SA1069		TIP42B	1-967
2SA807		2N3789	1-112	2SA1110		MJE350	1-815
2SA808		2N3790	1-112	2SA1111		MJE15031	1-909
2SA814		TIP30C	1-955	2SA1112		MJE15031	1-909
2SA815		TIP30C	1-955	2SB502		2N3741	1-97
2SA816		TIP30B	1-955	2SB503		2N3741	1-97
2SA818		MPSU60	1-950	2SB506		2N6228	1-189
2SA835		MPSU60	1-950	2SB507		2N6125	1-241
2SA837		2N6226	1-189	2SB509		2N6126	2-241
2SA839		TIP32C	1-957	2SB511		TIP32	1-957
2SA843		MJE15031	1-909	2SB513		2N6126	1-241
2SA861		MPSU51	1-942	2SB514		TIP32A	1-957
2SA877		2N6876	1-196	2SB515		TIP32A	1-957
2SA878		2N6230	1-178	2SB518		2N6226	1-189
2SA882		2N6231	1-178	2SB519		2N6227	1-189
2SA887		D41E7	1-411	2SB520		2N6228	1-189

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.

# INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2SB521		TIP42A	1-967	2SB648		MJE350	1-815
2SB522		TIP42A	1-967	2SB649		MJE350	1-815
2SB523		2N5193	1-150	2SB653		2N6227	1-189
2SB524		2N5194	1-150	2SB654		2N6227	1-189
2SB526		2N4920	1-134	2SB655		MJ15002	1-717
2SB527		2N4920	1-134	2SB656		MJ15002	1-717
2SB528		2N4920	1-134	2SB668		TIP32A	1-957
2SB529		2N5193	1-150	2SB669		TIP32B	1-957
2SB530		2N6230	1-178	2SB673		2N6042	1-221
2SB531		2N6226	1-189	2SB674		2N6041	1-221
2SB532		2N6226	1-189	2SB675		2N6040	1-221
2SB536		2N6126	1-241	2SB676		TIP127	1-982
2SB537		2N6126	1-241	2SB677		TIP125	1-982
2SB539		2N6231	1-178	2SB679		TIP117	1-979
2SB541		2N6230	1-178	2SB681		MJ15002	1-717
2SB546		MJE15031	1-909	2SB689		TIP42C	1-967
2SB547		MJE15031	1-909	2SB690		TIP42C	1-967
2SB548		2N4920	1-134	2SB691		MJE4352	1-839
2SB549		2N4920	1-134	2SB692		MJE4352	1-839
2SB552		MJ15023	1-728	2SB693		2N6287	1-265
2SB554		MJ15023	1-728	2SB694		MJ11015	1-636
2SB555		MJ15012	1-723	2SB695		MJE4352	1-839
2SB556		MJ15012	1-723	2SB696		2N6231	1-178
2SB557		2N6230	1-178	2SB697		MJ15002	1-717
2SB558		2N6229	1-178	2SB707		2N6107	1-238
2SB559		2N4918	1-134	2SB708		2N6107	1-238
2SB565		2N6125	1-241	2SB711		2N6041	1-221
2SB566		2N6126	1-241	2SB712		2N6042	1-221
2SB567		MJE15031	1-909	2SB713		MJE4352	1-839
2SB568		MJE15031	1-909	2SB717		MJE350	1-815
2SB569		MJE3310	1-835	2SB718		MJE350	1-815
2SB570		MJE3311	1-835	2SB719		MJE15031	1-909
2SB571		MJE3312	1-835	2SB720		MJE15031	1-909
2SB572		2N5193	1-150	2SB722		MJ15002	1-717
2SB573		2N5194	1-150	2SB723		MJ15002	1-717
2SB574		2N5195	1-150	2SB724		MJ15023	1-728
2SB575		2N5193	1-150	2SB727		TIP32A	1-957
2SB576		2N5194	1-150	2SB743		MJE15029	1-909
2SB577		2N5195	1-150	2SB744		MJE170	1-797
2SB578		MJE2955	1-833	2SB750		MJE172	1-797
						TIP115	1-979
2SB579		2N5975	1-207	2SB751		MJE703T	1-823
2SB580		2N5976	1-207	2SB753		TIP42C	1-967
2SB581		2N5976	1-207	2SB754		2N6109	1-238
2SB582		MJE6040	1-221	2SB772		MJE170	1-797
2SB583		MJE6041	1-221	2SC41		MJ410	1-443
2SB584		MJE6042	1-221	2SC42		MJ410	1-443
2SB585		2N6053	1-232	2SC42A		MJ410	1-443
2SB586		2N6054	1-232	2SC43		2N4347	1-71
2SB587		2N6050	1-228	2SC44		2N4347	1-71
2SB588		2N6051	1-228	2SC101		2N5050	1-144
2SB589		2N6052	1-228	2SC161		2N3447	1-74
2SB595		TIP42C	1-967	2SC240		2N4347	1-71
2SB596		2N6126	1-241	2SC241		2N3447	1-74
2SB600		MJ15012	1-723	2SC242		2N4347	1-71
2SB604		2N6126	1-241	2SC243		MJ410	1-443
2SB628		MJE15031	1-909	2SC244		2N3447	1-74
2SB630		MJE15031	1-909	2SC245		2N4347	1-71
2SB631		2N4920	1-134	2SC246		MJ410	1-443
2SB632		2N4918	1-134	2SC270		MJ411	1-443
2SB633		TIP42C	1-967	2SC407		MJ15011	1-723

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.



# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2SC408		MJ15011	1-723	2SC783		2N3738	1-93
2SC409		2N6249	1-257	2SC789		2N6123	1-241
2SC410		2N6249	1-257	2SC790		TIP31A	1-957
2SC411		2N6546	1-319	2SC791		2N5050	1-144
2SC412		2N6546	1-319	2SC792		2N5840	1-193
2SC431		2N6341	1-282	2SC793		2N5758	1-189
2SC432		2N6341	1-282	2SC794		2N5758	1-189
2SC433		MJ15022	1-725	2SC795		2N3739	1-93
2SC434		MJ15022	1-725	2SC806		MJ431	1-445
2SC435		MJ10000	1-495	2SC807		MJ413	1-445
2SC436		MJ10000	1-495	2SC808		MJ411	1-443
2SC483		2N3583	1-76	2SC825		2N3585	1-76
2SC487		2N3583	1-76	2SC833		2N6235	1-254
2SC488		2N6233	1-254	2SC840		2N5050	1-144
2SC489		2N3441	1-69	2SC840A		2N5051	1-144
2SC490		2N3766	1-100	2SC861		MJ3029	1-453
2SC491		2N5050	1-144	2SC862		MJ3030	1-453
2SC492		2N4347	1-71	2SC867		2N3739	1-93
2SC493		2N4347	1-71	2SC884		2N5050	1-144
2SC494		2N3447	1-71	2SC885		2N6307	1-274
2SC495		2N4923	1-138	2SC886		2N6306	1-274
2SC496		2N4921	1-138	2SC887		MJ410	1-443
2SC508		2N6233	1-254	2SC888		MJ410	1-443
2SC515		2N3739	1-93	2SC889		MJ410	1-443
2SC518		2N3448	1-74	2SC895		2N3441	1-69
2SC518A		2N3448	1-74	2SC897		2N5760	1-189
2SC519		2N5759	1-189	2SC898		2N5760	1-189
2SC519A		2N5760	1-189	2SC901		2N6306	1-274
2SC520		2N3448	1-74	2SC901A		2N6306	1-274
2SC520A		2N3448	1-74	2SC902		2N5634	1-178
2SC521		2N3447	1-74	2SC931		MJE205	1-805
2SC521A		2N3448	1-74	2SC932		2N5977	1-210
2SC558		2N3029	1-453	2SC935		2N5840	1-193
2SC582		2N3739	1-93	2SC936		BU204	1-388
2SC586		MJ410	1-443	2SC937		BU204	1-388
2SC642		BU204	1-388	2SC939		MJ15001	1-717
2SC643		BU204	1-388	2SC940		2N6249	1-257
2SC646		2N3447	1-74	2SC961		2N5759	1-189
2SC647		2N3448	1-74	2SC962		2N5758	1-189
2SC664		2N5758	1-189	2SC981		2N5430	1-170
2SC665		2N5760	1-189	2SC999		BU205	1-388
2SC675		2N6306	1-274	2SC1004		BU204	1-388
2SC676		2N6306	1-274	2SC1004A		BU205	1-388
2SC677		2N6306	1-274	2SC1005		BU207	1-393
2SC678		2N6306	1-274	2SC1013		MDS26	1-437
2SC679		2N3585	1-76	2SC1014		MDS27	1-437
2SC680		2N5052	1-144	2SC1025		2N6233	1-254
2SC681		MJ15011	1-723	2SC1030		2N5760	1-189
2SC685		2N3739	1-93	2SC1031		2N3585	1-76
2SC687		MJ410	1-443	2SC1034		BU204	1-388
2SC736		2N4347	1-71	2SC1046		BU207	1-393
2SC758		2N6307	1-274	2SC1050		MJ411	1-443
2SC759		2N6306	1-274	2SC1051		2N5760	1-189
2SC760		2N6306	1-274	2SC1055		2N5430	1-170
2SC768		2N3055	1-62	2SC1059		2N3739	1-93
2SC769		2N5633	1-178	2SC1060		TIP31A	1-957
2SC770		MJ15011	1-723	2SC1061		TIP31A	1-957
2SC771		MJ15011	1-723	2SC1078		BU204	1-388
2SC779		2N3739	1-93	2SC1079		MJ15001	1-717
2SC782		2N3739	1-93	2SC1080		MJ15001	1-717

1.1

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.

# INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2SC1086		BU207	1-393	2SC1295		BU204	1-388
2SC1088		MJE3439	1-837	2SC1304		2N3739	1-93
2SC1089		MJE3439	1-837	2SC1309		BU207	1-393
2SC1096		MDS26	1-437	2SC1316		MJ13005	1-881
2SC1098		2N6552	1-326	2SC1322		2N6250	1-257
2SC1099		BU207	1-393	2SC1325		MJ12005	1-657
2SC1100		BU207	1-393	2SC1343		MJ15011	1-723
2SC1101		BU204	1-388	2SC1348		BU207	1-393
2SC1102		2N3739	1-93	2SC1358		BU208	1-393
2SC1104		2N3585	1-76	2SC1367		BU204	1-388
2SC1105		2N3739	1-93	2SC1381		MJE182	1-797
2SC1106		2N5840	1-193	2SC1382		MJE182	1-797
2SC1107		2N6123	1-241	2SC1391		2N3739	1-93
2SC1108		2N6123	1-241	2SC1402		2N5634	1-178
2SC1109		2N6123	1-241	2SC1403		2N5634	1-178
2SC1110		2N6123	1-241	2SC1409		TIP47	1-971
2SC1111		2N5634	1-178	2SC1410		TIP47	1-971
2SC1112		2N5634	1-178	2SC1413		BU207	1-393
2SC1113		MJ3247	1-457	2SC1418		TIP31	1-957
2SC1114		2N6542	1-309	2SC1419		TIP31	1-957
2SC1115		2N5634	1-178	2SC1429		MPSU01	1-921
2SC1116		MJ15011	1-723	2SC1431		2N5050	1-144
2SC1124		MPSU04	1-925	2SC1433		MJ411	1-443
2SC1125		MPSU10	1-933	2SC1434		2N6546	1-319
2SC1130		2N6543	1-309	2SC1436		2N6249	1-257
2SC1131		2N6542	1-309	2SC1440		MJ15001	1-717
2SC1132		BU207	1-393	2SC1441		2N6249	1-257
2SC1140		2N6547	1-319	2SC1444		2N5428	1-170
2SC1141		2N6546	1-319	2SC1445		2N5430	1-170
2SC1142		MJ13015	1-671	2SC1447		TIP47	1-971
2SC1143		MJ13014	1-671	2SC1448		TIP47	1-971
2SC1151		BU204	1-388	2SC1449		MJE180	1-797
2SC1152		2N5840	1-193	2SC1450		2N3583	1-76
2SC1153		BU204	1-388	2SC1454		MJ411	1-443
2SC1154		MJ12003	1-649	2SC1456		2N3739	1-93
2SC1155		D40D13	1-407	2SC1463		2N6543	1-309
2SC1156		2N6543	1-309	2SC1466		2N3585	1-76
2SC1157		2N6553	1-326	2SC1467		MJ13005	1-881
2SC1160		2N3738	1-93	2SC1468		MJ13091	1-689
2SC1161		2N3738	1-93	2SC1469		MJ13091	1-689
2SC1162		MJE180	1-797	2SC1477		MJ10006	1-513
2SC1167		BU204	1-388	2SC1501		MJE3439	1-837
2SC1168		2N3739	1-93	2SC1504		MJ13005	1-881
2SC1170		BU207	1-393	2SC1505		TIP48	1-971
2SC1170A		BU208	1-393	2SC1506		TIP48	1-971
2SC1171		BU204	1-388	2SC1507		TIP48	1-971
2SC1172		BU208	1-393	2SC1514		MJE3439	1-837
2SC1173		TIP31	1-957	2SC1516		MJE3300	1-835
2SC1174		MJ12003	1-649	2SC1517		2N4922	1-138
2SC1184		BU204	1-388	2SC1519		2N6557	1-333
2SC1185		2N5840	1-193	2SC1520		2N6557	1-333
2SC1195		2N5838	1-193	2SC1521		2N6557	1-333
2SC1224		2N6591	1-343	2SC1576		MJ13091	1-689
2SC1226		2N6548	1-323	2SC1577		MJ13091	1-689
2SC1227		MJ10006	1-513	2SC1578		MJ10014	1-531
2SC1228		MJ13091	1-689	2SC1579		MJ10013	1-531
2SC1229		MJ10006	1-513	2SC1580		MJ10014	1-531
2SC1237		TIP31B	1-957	2SC1584		2N6249	1-257
2SC1243		D40K3	1-415	2SC1585		2N6249	1-257
2SC1292		2N5840	1-193	2SC1586		2N6250	1-257

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2SC1609		2N6340	1-282	2SC1942		MJ12003	1-649
2SC1610		2N6341	1-282	2SC1983		TIP111	1-979
2SC1617		MJ411	1-443	2SC1984		TIP112	1-979
2SC1618		2N5758	1-189	2SC1985		TIP41B	1-967
2SC1619		2N5758	1-189	2SC1986		TIP41C	1-967
2SC1628		MPSU04	1-925	2SC2024		2N4923	1-138
2SC1629		MJ1001	1-449	2SC2027		MJ12005	1-657
2SC1630		MPSU04	1-925	2SC2068		D40N4	1-419
2SC1664		2N6300	1-232	2SC2071		MJE3440	1-837
2SC1667		2N5758	1-189	2SC2073		TIP47	1-971
2SC1669		TIP47	1-971	2SC2080		MJE180	1-797
2SC1672		2N6341	1-282	2SC2085		MJE2361T	1-829
2SC1683		TIP47	1-971	2SC2121		MJ411	1-443
2SC1722		TIP48	1-971	2SC2122		MJ431	1-445
2SC1723		TIP48	1-971	2SC2123		MJ10014	1-531
2SC1728		MPSU07	1-931	2SC2126		MJE13004	1-881
2SC1749		MJE340	1-811	2SC2127		2N6249	1-257
2SC1755		MJE2360T	1-829	2SC2128		MJ10015	1-537
2SC1756		MJE2360T	1-829	2SC2138		MJ13091	1-689
2SC1757		MJE2360T	1-829	2SC2139		MJ13091	1-689
2SC1760		MPSU07	1-931	2SC2140		MJ13091	1-689
2SC1761		MPSU01	1-921	2SC2147		MJ10015	1-537
2SC1768		MJ3041	1-455	2SC2148		MJ13091	1-689
2SC1777		2N5882	1-199	2SC2151		MJ10014	1-531
2SC1782		MJ15001	1-717	2SC2159		MJ10015	1-537
2SC1783		2N6249	1-257	2SC2167		MJE15030	1-909
2SC1784		MJ15001	1-717	2SC2168		MJE15030	1-909
2SC1785		2N6249	1-257	2SC2189		MJ15001	1-717
2SC1786		2N6250	1-257	2SC2190		2N6545	1-315
2SC1818		2N6340	1-282	2SC2191		2N6547	1-319
2SC1819		MJE2361T	1-829	2SC2198		2N6301	1-232
2SC1826		TIP41B	1-967	2SC2199		MJ11018	1-638
2SC1827		TIP41C	1-967	2SC2204		MJ10016	1-537
2SC1829		MJ3041	1-455	2SC2209		MJE181	1-797
2SC1830		2N6578	1-340	2SC2220		MJ10016	1-537
2SC1831		2N6056	1-232	2SC2229		TIP47	1-971
2SC1832		MJ10009	1-519	2SC2230		TIP47	1-971
2SC1846		MJE180	1-797	2SC2233		2N6497	1-305
2SC1847		MJE181	1-797	2SC2235		TIP47	1-971
2SC1848		D40E7	1-411	2SC2236		TIP31	1-957
2SC1866		2N5760	1-189	2SC2238		TIP47	1-971
2SC1868		MJ13090	1-689	2SC2239		2N5052	1-144
2SC1869		2N6534	1-178	2SC2242		MJE2361T	1-829
2SC1870		2N6546	1-319	2SC2243		2N6543	1-309
2SC1875		MJ12003	1-649	2SC2244		2N6545	1-315
2SC1880		TIP112	1-979	2SC2245		MJ13091	1-689
2SC1881		TIP110	1-979	2SC2246		2N6547	1-319
2SC1883		TIP122	1-982	2SC2247		2N6543	1-309
2SC1884		2N6301	1-232	2SC2248		2N6545	1-315
2SC1891		BU204	1-388	2SC2249		MJ10015	1-537
2SC1892		BU205	1-388	2SC2250		MJ10016	1-537
2SC1893		MJ12003	1-649	2SC2256		2N6249	1-257
2SC1894		BU208	1-393	2SC2260		2N6249	1-257
2SC1895		MJ12005	1-657	2SC2261		2N6249	1-257
2SC1896		MJ12005	1-657	2SC2262		2N6249	1-257
2SC1903		MJE341	1-813	2SC2270		2N5194	1-150
2SC1904		MJE341	1-813	2SC2278		MJE3439	1-837
2SC1905		MJE2361T	1-829	2SC2292		MJ13091	1-689
2SC1922		MJ12003	1-649	2SC2293		MJ13091	1-689
2SC1929		TIP48	1-971	2SC2298		MJE270	1-42

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2SC2311		2N4922	1-138	2SD18		MJ15011	1-723
2SC2321		2N5634	1-178	2SD24		2N3739	1-93
2SC2322		MJ15015	1-65	2SD26		2N5758	1-189
2SC2323		MJ15001	1-717	2SD26A		2N5758	1-189
2SC2324		2N6038	1-217	2SD26B		2N5758	1-189
2SC2331		MJE13004	1-881	2SD26C		2N5760	1-189
2SC2333		MJE13005	1-881	2SD28		2N3767	1-100
2SC2334		MJE15030	1-909	2SD29		2N3767	1-100
2SC2335		MJE13007	1-887	2SD041		2N3716	1-82
2SC2337		2N5634	1-178	2SD45		2N5760	1-189
2SC2344		TIP47	1-971	2SD46		2N5760	1-189
2SC2354		2N3739	1-93	2SD47		2N5758	1-189
2SC2356		MJ13091	1-689	2SD49		2N5050	1-144
2SC2357		MJ12010	1-659	2SD50		2N5758	1-189
2SC2358		MJ12010	1-659	2SD51		2N5758	1-189
2SC2359		MJ13005	1-881	2SD52		2N5758	1-189
2SC2366		MJ10016	1-537	2SD53		2N5759	1-189
2SC2371		MJE3439	1-837	2SD55		2N6328	1-38
2SC2373		MJE13006	1-887	2SD56		2N3738	1-93
2SC2388		2N6543	1-309	2SD57		2N3766	1-100
2SC2397		MJE3055T	1-833	2SD58		2N3766	1-100
2SC2402		2N6546	1-319	2SD60		2N5760	1-189
2SC2403		MJ10015	1-537	2SD67		2N5759	1-189
2SC2428		2N6249	1-257	2SD68		2N5758	1-189
2SC2429		MJ16010	1-765	2SD69		2N5760	1-189
2SC2430		2N5633	1-178	2SD70		2N3766	1-100
2SC2431		MJ15015	1-65	2SD71		2N5050	1-144
2SC2432		2N5882	1-199	2SD73		2N5758	1-189
2SC2433		MJ11016	1-636	2SD74		2N5760	1-189
2SC2434		2N6327	1-38	2SD80		2N5758	1-189
2SC2435		2N6059	1-228	2SD81		2N5758	1-189
2SC2436		2N6059	1-228	2SD82		2N5758	1-189
2SC2442		MJ10016	1-537	2SD83		2N5760	1-189
2SC2443		MJ10016	1-537	2SD84		MJ15011	1-723
2SC2448		MJ13091	1-689	2SD88		2N5758	1-189
2SC2449		MJ13091	1-689	2SD90		2N3766	1-100
2SC2450		MJ13091	1-689	2SD91		2N3766	1-100
2SC2451		MJ13091	1-689	2SD92		2N3583	1-76
2SC2452		MJ13091	1-689	2SD93		2N5051	1-144
2SC2453		MJ13091	1-689	2SD94		2N5052	1-144
2SC2482		MJE2361T	1-829	2SD102		2N3583	1-76
2SC2487		2N5634	1-178	2SD103		2N5050	1-144
2SC2488		2N5634	1-178	2SD107		2N6056	1-232
2SC2489		2N5634	1-178	2SD108		2N6056	1-232
2SC2492		2N5633	1-178	2SD110		2N5634	1-178
2SC2493		2N5634	1-178	2SD111		2N5632	1-178
2SC2500		TIP31	1-957	2SD113		MJ802	1-447
2SC2516		2N6497	1-305	2SD114		2N5686	1-185
2SC2534		MJE13003	1-875	2SD116		2N5758	1-189
2SC2535		MJE13005	1-881	2SD117		2N5760	1-189
2SC2536		2N6499	1-305	2SD118		2N5760	1-189
2SC2541				2SD119		2N5758	1-189
(T0218)		MJ13091	1-689	2SD124		2N5758	1-189
2SC2562		TIP42A	1-967	2SD124A		2N5758	1-189
2SC2569		2N5760	1-189	2SD125		2N5758	1-189
2SC2590		MJE341	1-813	2SD125A		2N5758	1-189
2SD12		2N5758	1-189	2SD126		2N5760	1-189
2SD15		2N5758	1-189	2SD129		2N3767	1-100
2SD16		2N5758	1-189	2SD130		2N3766	1-100
2SD17		2N5760	1-189	2SD131		2N5758	1-189

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.



# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2SD132		2N6338	1-282	2SD241		2N3766	1-100
2SD138		2N3738	1-93	2SD242		2N3767	1-100
2SD139		2N3739	1-93	2SD243		MJ3247	1-457
2SD141		2N3766	1-100	2SD244		MJ3248	1-457
2SD142		2N3766	1-100	2SD246		BU208	1-393
2SD143		2N3767	1-100	2SD247		2N5758	1-189
2SD144		2N3767	1-100	2SD249		2N5302	1-154
2SD146		2N4912	1-131	2SD250		2N6328	1-38
2SD147		2N4912	1-131	2SD251		2N5052	1-144
2SD148		2N4912	1-131	2SD254		2N3767	1-100
2SD150		2N3583	1-76	2SD255		2N3767	1-100
2SD151		2N5632	1-178	2SD256		2N3766	1-100
2SD152		2N3583	1-76	2SD257		2N3767	1-100
2SD154		2N3767	1-100	2SD258		MJ3247	1-457
2SD155		2N3767	1-100	2SD259		MJ3248	1-457
2SD156		2N3738	1-93	2SD260		2N5758	1-189
2SD157		2N3739	1-93	2SD262		2N6546	1-319
2SD158		2N3738	1-93	2SD265		2N6545	1-315
2SD159		2N3739	1-93	2SD266		2N6545	1-315
2SD161		2N5633	1-178	2SD271		MJE13005	1-881
2SD163		2N3715	1-82	2SD272		MJE13005	1-881
2SD164		2N5632	1-178	2SD273		2N6545	1-315
2SD165		2N5634	1-178	2SD274		2N6545	1-315
2SD166		MJ15011	1-723	2SD283		MJ3247	1-457
2SD168		2N6385	1-289	2SD284		MJ3247	1-457
2SD171		2N6543	1-309	2SD285		MJ3247	1-457
2SD172		2N5877	1-196	2SD286		MJ15011	1-723
2SD173		2N5632	1-178	2SD287		MJ15011	1-723
2SD174		2N5877	1-196	2SD288		TIP31B	1-957
2SD175		2N5632	1-178	2SD289		TIP31B	1-957
2SD176		2N5632	1-178	2SD290		2N5428	1-170
2SD177		2N5634	1-178	2SD291		2N3767	1-100
2SD180		2N5758	1-189	2SD292		2N3767	1-100
2SD181		MJ15001	1-717	2SD293		2N6547	1-319
2SD188		2N5758	1-189	2SD294		2N6547	1-319
2SD189		2N5758	1-189	2SD295		MJ13335	1-707
2SD189A		2N5758	1-189	2SD296		MJ13335	1-707
2SD198		2N5840	1-193	2SD297		MJ3248	1-457
2SD199		BU204	1-388	2SD299		MJ12004	1-651
2SD200		BU204	1-388	2SD300		MJ12004	1-651
2SD201		2N5758	1-189	2SD301		2N6385	1-289
2SD202		2N5759	1-189	2SD310		2N6547	1-319
2SD203		2N5760	1-189	2SD311		2N6547	1-319
2SD206		2N5877	1-196	2SD312		2N6543	1-309
2SD207		2N5632	1-178	2SD313		TIP31A	1-957
2SD208		2N5634	1-178	2SD314		TIP31A	1-957
2SD211		2N5877	1-196	2SD315		2N3766	1-100
2SD212		2N5632	1-178	2SD316		2N3716	1-82
2SD213		2N5633	1-178	2SD317		TIP31A	1-957
2SD214		2N5634	1-178	2SD318		TIP31A	1-957
2SD217		2N5633	1-178	2SD319		2N5633	1-178
2SD218		2N5634	1-178	2SD320		2N5840	1-193
2SD226		2N3766	1-100	2SD321		2N6306	1-274
2SD231		2N5302	1-154	2SD322		MJ4247	1-457
2SD232		2N6275	1-261	2SD323		MJ4248	1-457
2SD234		TIP31A	1-957	2SD324		2N3739	1-93
2SD235		TIP31A	1-957	2SD325		TIP31	1-957
2SD236		2N4912	1-131	2SD326		2N3739	1-93
2SD237		2N4912	1-131	2SD330		TIP31A	1-957
2SD238		2N3583	1-76	2SD331		TIP31A	1-957

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.

# INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2SD334		2N5759	1-189	2SD423		MJE13004	1-881
2SD335		2N5758	1-189	2SD424		MJ15001	1-717
2SD338		2N5758	1-189	2SD425		2N5634	1-178
2SD339		2N5758	1-189	2SD426		2N5633	1-178
2SD340		MJ15015	1-65	2SD427		2N5759	1-189
2SD341		MJ15015	1-65	2SD428		2N5758	1-189
2SD342		TIP31B	1-957	2SD429		2N6547	1-319
2SD343		TIP31B	1-957	2SD430		2N5759	1-189
2SD344		TIP31B	1-957	2SD431		2N5633	1-178
2SD345		TIP31B	1-957	2SD432		2N5634	1-178
2SD346		TIP41A	1-967	2SD433		MJ15011	1-723
2SD347		TIP41A	1-967	2SD434		MJ13330	1-701
2SD348		MJ12005	1-657	2SD435		MJ13332	1-707
2SD350		MJ12004	1-651	2SD436		MJ13333	1-707
2SD351		2N6545	1-315	2SD437		MJ13091	1-689
2SD353		2N5838	1-193	2SD457		MJ10015	1-537
2SD356		2N4923	1-138	2SD458		MJ13091	1-689
2SD357		2N4923	1-138	2SD459		TIP121	1-982
2SD358		2N4923	1-138	2SD460		TIP122	1-982
2SD359		2N5190	1-146	2SD461		MJ411	1-443
2SD360		2N5190	1-146	2SD463		2N6056	1-232
2SD361		2N5191	1-146	2SD464		2N6056	1-232
2SD363		MJ10015	1-537	2SD475		2N6122	1-241
2SD364		MJ10016	1-537	2SD476		2N6123	1-241
2SD365		TIP31A	1-957	2SD478		TIP47	1-971
2SD366		TIP31A	1-957	2SD479		2N6037	1-217
2SD368		MJ12005	1-657	2SD480		2N6038	1-217
2SD369		2N3716	1-82	2SD481		2N6039	1-217
2SD371		2N5758	1-189	2SD482		2N5655	1-182
2SD372		MJ10015	1-537	2SD483		2N5656	1-182
2SD373		MJ10015	1-537	2SD484		2N5657	1-182
2SD374		MJ10016	1-537	2SD485		2N5190	1-146
2SD375		MJ13330	1-701	2SD486		2N5191	1-146
2SD376		MJ13331	1-701	2SD487		2N5192	1-146
2SD377		MJ13334	1-707	2SD488		2N4921	1-138
2SD379		2N5758	1-189	2SD489		2N4922	1-138
2SD380		MJ12005	1-657	2SD490		2N4923	1-138
2SD381		MJE15030	1-909	2SD491		MJE3055	1-833
2SD382		MJE15030	1-909	2SD492		2N3055	1-62
2SD383		MJ411	1-443	2SD493		2N5977	1-210
2SD384		2N6301	1-232	2SD494		2N5978	1-210
2SD385		2N6301	1-232	2SD495		2N5979	1-210
2SD386		MJE13004	1-881	2SD496		MJE6043	1-221
2SD387		MJE13004	1-881	2SD497		MJE6044	1-221
2SD388		MJ4247	1-457	2SD498		MJE6045	1-221
2SD389		TIP31A	1-957	2SD499		MJE3055	1-833
2SD390		TIP31A	1-957	2SD500		MJE3055	1-833
2SD393		MJ13091	1-689	2SD501		2N5991	2-213
2SD394		MJ13091	1-689	2SD502		2N6055	1-232
2SD395		MJ13091	1-689	2SD503		2N6056	1-232
2SD396		2N6547	1-319	2SD504		2N6057	1-228
2SD401		TIP47	1-971	2SD505		2N6058	1-228
2SD402		TIP47	1-971	2SD506		2N6059	1-228
2SD404		TIP120	1-982	2SD517		MJ12003	1-649
2SD414		MJE341	1-813	2SD518		MJE13004	1-881
2SD415		MJE341	1-813	2SD519		MJ13015	1-671
2SD416		MJ12005	1-657	2SD522		2N5632	1-178
2SD417		2N6306	1-274	2SD523		2N6055	1-232
2SD418		MJ12005	1-657	2SD524		2N6056	1-232
2SD422		MJE13004	1-881	2SD525		TIP41C	1-967

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.

# INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2SD526		TIP41B	1-967	2SD687		MJE800T	1-823
2SD531		TIP41C	1-967	2SD689		TIP112	1-979
2SD533		MJ423	1-445	2SD690		2N5428	1-170
2SD538		MJ13091	1-689	2SD691		2N6301	1-232
2SD539		MJ13015	1-671	2SD692		2N6056	1-232
2SD544		TIP41C	1-967	2SD693		MJ10012	1-527
2SD552		2N6250	1-257	2SD694		MJ10015	1-537
2SD553		TIP41B	1-967	2SD695		MJ10015	1-537
2SD554		2N3584	1-76	2SD696		MJ10015	1-537
2SD555		MJ13015	1-671	2SD702		MJ10015	1-537
2SD558		MPSU07	1-931	2SD703		MJ10016	1-537
2SD570		2N6123	1-241	2SD705		MJ10012	1-527
2SD572		MJ10013	1-531	2SD706		MJ10013	1-531
2SD573		MJ10014	1-531	2SD707		MJ10013	1-531
2SD574		MJ11016	1-636	2SD708		MJ10013	1-531
2SD577		MJ12004	1-651	2SD709		MJ3041	1-455
2SD589		MJ12005	1-657	2SD710		MJ10004	1-507
2SD597		2N5758	1-189	2SD716		TIP41C	1-967
2SD598		2N5759	1-189	2SD717		D44H10	1-430
2SD600		2N4923	1-138	2SD718		MJE15028	1-909
2SD604		MJ3041	1-455	2SD721		2N6045	1-221
2SD605		MJ3042	1-455	2SD722		2N6045	1-221
2SD606		MJ10014	1-531	2SD723		TIP31C	1-957
2SD608		TIP47	1-971	2SD724		MJE13004	1-881
2SD610		TIP47	1-971	2SD725		MJ12005	1-657
2SD612		MJE520	1-821	2SD726		TIP31C	1-957
2SD613		TIP41C	1-967	2SD727		2N4347	1-71
2SD622		MJE13005	1-881	2SD728		2N5760	1-189
2SD626		MJ10012	1-527	2SD729		2N6284	1-265
2SD627		MJ12004	1-651	2SD731		2N6306	1-274
2SD628		2N6059	1-228	2SD732		2N6306	1-274
2SD629		2N6059	1-228	2SD733		MJ15001	1-717
2SD630		2N5302	1-154	2SD748		2N5838	1-193
2SD631		2N5302	1-154	2SD749		2N6543	1-309
2SD632		2N5840	1-193	2SD751		MJ423	1-445
2SD633		TIP122	1-982	2SD752		MJ15001	1-717
2SD634		TIP121	1-982	2SD753		2N6249	1-257
2SD635		TIP120	1-982	2SD757		MJE3440	1-837
2SD640		2N6545	1-315	2SD758		MJE3440	1-837
2SD642		MJ10016	1-537	2SD759		TIP47	1-971
2SD643		MJ10015	1-537	2SD760		TIP47	1-971
2SD644		MJ10016	1-537	2SD761		TIP47	1-971
2SD645		MJ10016	1-537	2SD762		TIP31A	1-957
2SD646		MJ10016	1-537	2SD764		MJ12002	1-644
2SD649		MJ12004	1-651	2SD765		MJ12003	1-649
2SD650		MJ3042	1-455	2SD766		2N3739	1-93
2SD663		MJ3042	1-455	2SD768		2N6045	1-221
2SD665		2N6249	1-257	2SD793		MJE180	1-797
2SD668		MJE344	1-813	2SD794		MJE182	1-797
2SD669		MJE344	1-813	2SD797		MJE802	1-823
2SD670		2N6578	1-340	2SD800		2N5840	1-193
2SD672		2N5840	1-193	2SD801		2N6545	1-315
2SD673		2N5759	1-189	2SD802		2N6545	1-315
2SD674		2N5759	1-189	2SD803		2N6059	1-228
2SD675		2N5760	1-189	2SD805		MJ10016	1-537
2SD676		2N5760	1-189	2SD811		MJ12010	1-659
2SD677		2N6543	1-309	2SD823		MJE15030	1-909
2SD678		TIP110	1-979	2SD836		TIP110	1-979
2SD679		TIP111	1-979	2SD837		TIP120	1-982
2SD686		TIP122	1-982	2SD839		MJE800T	1-823

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.

# INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2SD840		MJE802T	1-823	40875		TIP41C	1-967
2SD843		MJE15028	1-909	40876		TIP41A	1-967
2SD844		2N6290	1-238	40885		MPSU10	1-933
2SD867		2N5633	1-178	40886		MPSU10	1-933
2SD872		2N6499	1-305	40887		2N6559	1-333
2SD873		2N3773	1-108	40910		2N4231A	1-120
2SD877		2N3441	1-69	40911		2N4233A	1-120
2SD878		2N3055	1-62	40912		2N5050	1-144
2SD880		TIP31A	1-957	40913		2N5051	1-144
2SD882		MJE180	1-797	41012		2N5038	1-142
2SD903		MJ12005	1-657	41013		2N6339	1-282
2SD950		MJ12004	1-651	41500		TIP29	1-955
2SD951		MJ12004	1-651	41501		TIP30	1-955
2SD952		MJ12004	1-651	41504		TIP31	1-957
2SD953		MJ12005	1-657	41505		MPSU10	1-933
40250		2N4231A	1-120	41506		2N6543	1-309
40251		2N6569	1-336	43104		2N5631	1-174
40310		2N4231A	1-120	BU105	BU205		1-388
40312		2N4232A	1-120	BU108	BU208		1-393
40313		2N4240	1-76	BU126		MJ3030	1-453
40316		2N4231A	1-120	BU180		MJE5741	1-851
40318		2N4240	1-76	BU180A		MJE5742	1-851
40322		2N4240	1-76	BU204	BU204		1-388
40324		2N4231A	1-120	BU205	BU205		1-388
40325		2N6569	1-336	BU207	BU207		1-393
40328		2N4240	1-76	BU208	BU208		1-393
40363		2N5877	1-196	BU208D	BU208D		1-398
40364		2N4233A	1-120	BU406	BU406		1-400
40369		2N5877	1-196	BU407	BU407		1-400
40372		2N3054	1-58	BU806	BU806		1-402
40373		2N3441	1-69	BU807	BU807		1-402
40374		2N3583	1-76	BUX80		2N6547	1-319
40375		2N5428	1-170	BUX81		MJ13335	1-707
40411		MJ802	1-447	BUX82		2N6545	1-315
40513		MJE3055T	1-833	BUX83		2N6545	1-315
40514		MJE3055T	1-833	BUX84		MJE13005	1-881
40542		2N5978	1-210	BUX85		MJE13005	1-881
40543		2N5978	1-210	BUX86		MJE13003	1-875
40613		TIP31	1-957	BUX87		MJE13003	1-875
40618		TIP31	1-957	D40C1	D40C1		1-404
40621		TIP31	1-957	D40C2	D40C2		1-404
40622		TIP31	1-957	D40C4	D40C4		1-404
40624		TIP41A	1-967	D40C5	D40C5		1-404
40627		TIP41A	1-967	D40D1	D40D1		1-407
40629		TIP31	1-957	D40D2	D40D2		1-407
40630		TIP31	1-957	D40D3		D40D2	1-407
40631		TIP31A	1-957	D40D4	D40D4		1-407
40632		TIP41A	1-967	D40D5	D40D5		1-407
40636		2N5878	1-196	D40D7	D40D7		1-407
40829		2N6316	1-278	D40D8	D40D8		1-407
40830		2N6315	1-278	D40D10	D40D10		1-407
40831		2N6315	1-278	D40D11	D40D11		1-407
40850		2N4240	1-76	D40D13	D40D13		1-407
40852		2N6543	1-309	D40D14	D40D14		1-407
40853		2N6546	1-319	D40E1	D40E1		1-411
40854		2N6546	1-319	D40E5	D40E5		1-411
40871		TIP41C	1-967	D40E7	D40E7		1-411
40872		TIP42C	1-967	D40K1	D40K1		1-415
40873		TIP41B	1-967	D40K2	D40K2		1-415
40874		TIP41B	1-967	D40K3	D40K3		1-415

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.



# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
D40K4	D40K4		1-415	D44D6		2N6044	1-221
D40N1	D40N1		1-419	D44E1		2N6386	1-428
D40N2	D40N2		1-419	D44E2		2N6387	1-428
D40N3	D40N3		1-419	D44E3		2N6388	1-428
D40N4	D40N4		1-419	D44H1	D44H1		1-430
D40P1	D40P1		1-422	D44H2	D44H2		1-430
D40P3	D40P3		1-422	D44H4	D44H4		1-430
D40P5	D40P5		1-422	D44H5	D44H5		1-430
D41D1	D41D1		1-407	D44H7	D44H7		1-430
D41D2	D41D2		1-407	D44H8	D44H8		1-430
D41D4	D41D4		1-407	D44H10	D44H10		1-430
D41D5	D41D5		1-407	D44H11	D44H11		1-430
D41D7	D41D7		1-407	D44R1		TIP47	1-971
D41D8	D41D8		1-407	D44R2		TIP47	1-971
D41D10	D41D10		1-407	D44R3		TIP48	1-971
D41D11	D41D11		1-407	D44R4		TIP48	1-971
D41D13	D41D13		1-407	D44R5		TIP47	1-971
D41D14	D41D14		1-407	D44R6		TIP48	1-971
D41E1	D41E1		1-411	D44TD3		MJE13070	1-903
D41E5	D41E5		1-411	D44TD4		MJE13070	1-903
D41E7	D41E7		1-411	D44TD5		MJE13070	1-903
D41K1	D41K1		1-415	D44TE3		MJE13070	1-903
D41K2	D41K2		1-415	D44TE4		MJE13070	1-903
D41K3	D41K3		1-415	D44TE5		MJE13070	1-903
D41K4	D41K4		1-415	D44VH1	D44VH1		1-432
D42C1		MDS26	1-437	D44VH4	D44VH4		1-432
D42C2		MDS26	1-437	D44VH7	D44VH7		1-432
D42C3		MDS26	1-437	D44VH10	D44VH10		1-432
D42C4		MDS27	1-437	D45C1	D45C1		1-426
D42C5		MDS27	1-437	D45C2	D45C2		1-426
D42C6		MDS27	1-437	D45C3	D45C3		1-426
D42C7		MDS27	1-437	D45C4	D45C4		1-426
D42C8		MDS27	1-437	D45C5	D45C5		1-426
D42C9		MDS27	1-437	D45C6	D45C6		1-426
D43C1		MDS76	1-437	D45C7	D45C7		1-426
D43C2		MDS76	1-437	D45C8	D45C8		1-426
D43C3		MDS76	1-437	D45C9	D45C9		1-426
D43C4		MDS77	1-437	D45C10	D45C10		1-426
D43C5		MDS77	1-437	D45C11	D45C11		1-426
D43C6		MDS77	1-437	D45C12	D45C12		1-426
D43C7		MDS77	1-437	D45E1		TIP125	1-428
D43C8		MDS77	1-437	D45E2		TIP125	1-428
D43C9		MDS77	1-437	D45E3		TIP126	1-428
D44C1	D44C1		1-426	D45H1	D45H1		1-430
D44C2	D44C2		1-426	D45H2	D45H2		1-430
D44C3	D44C3		1-426	D45H4	D45H4		1-430
D44C4	D44C4		1-426	D45H5	D45H5		1-430
D44C5	D44C5		1-426	D45H7	D45H7		1-430
D44C6	D44C6		1-426	D45H8	D45H8		1-430
D44C7	D44C7		1-426	D45H9	D45H9		1-47
D44C8	D44C8		1-426	D45H10	D45H10		1-430
D44C9	D44C9		1-426	D45H11	D45H11		1-430
D44C10	D44C10		1-426	D45H12	D45H12		1-430
D44C11	D44C11		1-426	D45VH1	D45VH1		1-432
D44C12	D44C12		1-426	D45VH4	D45VH4		1-432
D44D1		2N6386	1-293	D45VH7	D45VH7		1-432
D44D2		2N6386	1-293	D45VH10	D45VH10		1-432
D44D3		2N6043	1-221	D56W1		BU208	1-393
D44D4		2N6043	1-221	D56W2		BU208	1-393
D44D5		2N6044	1-221	D56W3		BU207	1-393

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
D56W4		BU207	1-393	FT49		TIP49	1-971
D64VE3		MJ13080	1-683	FT50		TIP50	1-971
D64VE4		MJ13080	1-683	FT317	FT317	MJE15028	1-909
D64VE5		MJ13080	1-683	FT317A	FT317A		1-46
D54VP3		MJ13090	1-689	FT317B	FT317B		1-46
D64VP4		MJ13090	1-689	FT401		2N3902	1-116
D64VP5		MJ13090	1-689	FT402		2N3902	1-116
D64VS3		MJ13100	1-695	FT410		MJ410	1-443
D64VS4		MJ13100	1-695	FT411		MJ411	1-443
D64VS5		MJ13100	1-695	FT413		MJ413	1-445
DTS310		2N6306	1-274	FT417	FT417		1-46
DTS311		2N6306	1-274	FT417A	FT417A		1-46
DTS401		2N3902	1-116	FT417B	FT417B		1-46
DTS402		2N3902	1-116	FT423		MJ423	1-445
DTS403		2N6308	1-174	FT430		2N6307	1-274
DTS409		2N6308	1-274	FT431		MJ431	1-445
DTS410		MJ410	1-443	FT2955		MJE2955T	1-833
DTS411		MJ411	1-443	FT3055		MJE3055T	1-833
DTS413		MJ413	1-445	GE5060		MJ10000	1-495
DTS423		MJ423	1-445	GE5061		MJ10000	1-495
DTS424		2N6308	1-274	GE5062		MJ10001	1-495
DTS425		2N6545	1-315	GE6060		MJ10015	1-537
DTS430		2N6307	1-274	GE6061		MJ10015	1-537
DTS431		MJ431	1-445	GE6062		MJ10015	1-537
DTS515		2N6306	1-274	GE6251		MJ10004	1-507
DTS516		2N6306	1-274	GE6252		MJ10004	1-507
DTS517		2N6306	1-274	GE6253		MJ10005	1-507
DTS518		2N6307	1-274	IR401		2N3902	1-116
DTS519		2N6308	1-274	IR402		2N3902	1-116
DTS660		2N6233	1-254	IR403		2N6308	1-274
DTS663		2N6235	1-254	IR409		2N6308	1-274
DTS665		2N6235	1-254	IR410		MJ410	1-443
DTS701		BU204	1-388	IR411		MJ411	1-443
DTS702		BU205	1-388	IR413		MJ413	1-445
DTS712		BU207	1-393	IR423		MJ423	1-445
DTS714		BU208	1-393	IR424		2N6308	1-274
DTS801		BU205	1-388	IR425		2N6545	1-315
DTS802		BU207	1-393	IR430		2N6307	1-274
DTS804		BU208	1-393	IR431		MJ431	1-445
DTS812		BU207	1-393	IR515		2N6250	1-257
DTS814		BU208	1-393	IR516		2N6250	1-257
DTS1010		2N6056	1-232	IR517		2N6251	1-257
DTS1020		MJ3001	1-451	IR518		2N6546	1-319
DTS4010		MJ3041	1-455	IR519		2N6547	1-319
DTS4025		MJ3041	1-455	IR640		MJ3000	1-451
DTS4026		MJ10012	1-527	IR641		MJ3001	1-451
DTS4039		MJ10000	1-495	IR642		2N6578	1-340
DTS4040		MJ10000	1-495	IR645		MJ2500	1-451
DTS4041		MJ10000	1-495	IR646		MJ2501	1-451
DTS4045		MJ10000	1-495	IR647		2N6052	1-228
DTS4059		MJ10000	1-495	IR660		MJ410	1-443
DTS4060		MJ10001	1-495	IR663		MJ423	1-445
DTS4061		MJ10000	1-495	IR665		MJ12003	1-649
DTS4065		MJ10001	1-495	IR701		BU204	1-388
DTS4066		MJ10000	1-495	IR801		BU205	1-388
DTS4067		MJ10000	1-495	IR802		MJ802	1-447
DTS4074		MJ10004	1-507	IR900		MJ900	1-449
DTS4075		MJ10004	1-507	IR901		MJ901	1-449
FT47		TIP47	1-971	IR1000		MJ1000	1-449
FT48		TIP48	1-971	IR1001		MJ1001	1-449

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
IR1010		2N6056	1-232	MDS1678		MDS27	1-441
IR1020		MJ3001	1-451	MJ105	BU205		1-388
IR2500		MJ2500	1-451	MJ205	BU205		1-388
IR2501		MJ2501	1-451	MJ400		2N3739	1-93
IR3000		MJ3000	1-451	MJ410			1-443
IR3001		MJ3001	1-451	MJ411			1-443
IR3771		2N3771	1-104	MJ413			1-445
IR3772		2N3772	1-104	MJ423			1-445
IR3773		2N3773	1-108	MJ424		2N6308	1-274
IR4039		MJ10000	1-495	MJ425		2N6545	1-315
IR4040		MJ10000	1-495	MJ431	MJ431		1-445
IR4041		MJ10000	1-495	MJ450		2N4398	1-124
IR4045		MJ10000	1-495	MJ480		2N3713	1-82
IR4050		MJ10000	1-495	MJ481		2N3713	1-82
IR4055		MJ10000	1-495	MJ490		2N3789	1-112
IR4059		MJ10000	1-495	MJ491		2N3789	1-112
IR4060		MJ10001	1-495	MJ701		MJ12002	1-644
IR4061		MJ10000	1-495	MJ702		MJ12002	1-644
IR4065		MJ10001	1-495	MJ704		MJ12002	1-644
IR4502		MJ4502	1-463	MJ721		MJ12002	1-644
IR5000		MJ10000	1-495	MJ723		MJ12002	1-644
IR5001		MJ10000	1-495	MJ802			1-447
IR5002		MJ10001	1-495	MJ804		MJ12004	1-651
IR5060		MJ10000	1-495	MJ900			1-449
IR5061		MJ10000	1-495	MJ901			1-449
IR5062		MJ10001	1-495	MJ920		(2) 2N6298	1-232
IR5252		MJ10003	1-501	MJ921		(2) 2N6299	1-232
IR5261		MJ10002	1-501	MJ1000			1-449
IR6000		MJ10004	1-507	MJ1001			1-449
IR6001		MJ10004	1-507	MJ1200		(2) 2N6300	1-232
IR6002		MJ10005	1-507	MJ1201		(2) 2N6301	1-232
IR6060		MJ10004	1-507	MJ2249		2N3766	1-100
IR6061		MJ10004	1-507	MJ2250		2N3767	1-100
IR6062		MJ10005	1-507	MJ2251	MJ2250	2N3738*	1-93
IR6251		MJ10006	1-513	MJ2252		2N3739*	1-93
IR6252		MJ10007	1-513	MJ2253		2N3740*	1-97
IR6302		2N5630	1-174	MJ2254		2N3741*	1-97
KDT410		MJ410	1-443	MJ2267		2N6594	1-347
KDT411		MJ411	1-443	MJ2268		MJ2955	1-62
KDT413		MJ413	1-445	MJ2300		MJE270	1-42
KDT423		MJ423	1-445	MJ2305		MJE271	1-42
KDT430		2N6307	1-274	MJ2500			1-451
KDT431		MJ431	1-445	MJ2501	MJ2500		1-451
KDT515		2N6306	1-274	MJ2801	MJ2801	2N6569	1-336
KDT516		2N6306	1-274	MJ2802		2N5881*	1-199
KDT517		2N6306	1-274	MJ2840		2N5877	1-196
KDT518		2N6307	1-274	MJ2841		2N5878	1-196
KDT519		2N6308	1-274	MJ2901		2N6594*	1-347
KP3946		2N6274	1-261	MJ2940		2N5875	1-196
KP3948		2N6274	1-261	MJ2955			1-62
MDS20	MDS20		1-434	MJ2955A	MJ2955A		1-65
MDS21	MDS21		1-434	MJ3000	MJ3000		1-451
MDS26	MDS26		1-437	MJ3001	MJ3001		1-451
MDS27	MDS27		1-437	MJ3029	MJ3029		1-453
MDS60	MDS60		1-439	MJ3030	MJ3030		1-453
MDS73		MDS77	1-437	MJ3040	MJ3040		1-455
MDS74		MJE172	1-797	MJ3041	MJ3041		1-455
MDS75		MJE253	1-807	MJ3042	MJ3042		1-455
MDS76			1-437	MJ3055	2N3055		1-62
MDS77	MDS77		1-437	MJ3055A	2N3055A		1-65

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
MJ3237	MJ3237		1-457	MJ10047	MJ10047		1-560
MJ3238	MJ3238		1-457	MJ10048	MJ10048		1-574
MJ3247	MJ3247		1-457	MJ10050	MJ10050		1-588
MJ3248	MJ3248		1-457	MJ10051	MJ10051		1-596
MJ4030	MJ4030		1-461	MJ10052	MJ10052		1-596
MJ4031	MJ4031		1-461	MJ10100	MJ10100		1-604
MJ4032	MJ4032		1-461	MJ10101	MJ10101		1-612
MJ4033	MJ4033		1-461	MJ10102	MJ10102		1-612
MJ4034	MJ4034		1-461	MJ10200	MJ10200		1-620
MJ4035	MJ4035		1-461	MJ10201	MJ10201		1-628
MJ4237	MJ4237		1-457	MJ10202	MJ10202		1-628
MJ4238	MJ4238		1-457	MJ11011	MJ11011		1-636
MJ4247	MJ4247		1-457	MJ11012	MJ11012		1-636
MJ4248	MJ4248		1-457	MJ11013	MJ11013		1-636
MJ4360		MJE13002	1-875	MJ11014	MJ11014		1-636
MJ4361		MJE13003	1-875	MJ11015	MJ11015		1-636
MJ4380		MJE13004	1-881	MJ11016	MJ11016		1-636
MJ4381		MJE13005	1-881	MJ11017	MJ11017		1-638
MJ4400		MJE13004	1-881	MJ11018	MJ11018		1-638
MJ4401		MJE13005	1-881	MJ11019	MJ11019		1-638
MJ4502	MJ4502		1-463	MJ11020	MJ11020		1-638
MJ4645	MJ4645		1-465	MJ11021	MJ11021		1-638
MJ4646	MJ4646		1-465	MJ11022	MJ11022		1-638
MJ4647	MJ4647		1-465	MJ11028	MJ11028		1-642
MJ6502	MJ6502		1-467	MJ11029	MJ11029		1-642
MJ6503	MJ6503		1-467	MJ11030	MJ11030		1-642
MJ6700	MJ6700		1-473	MJ11031	MJ11031		1-642
MJ8100	MJ8100		1-475	MJ11032	MJ11032		1-642
MJ8500	MJ8500		1-477	MJ11033	MJ11033		1-642
MJ8501	MJ8501		1-477	MJ12002	MJ12002		1-644
MJ8502	MJ8502		1-483	MJ12003	MJ12003		1-649
MJ8503	MJ8503		1-483	MJ12004	MJ12004		1-651
MJ8504	MJ8504		1-489	MJ12005	MJ12005		1-657
MJ8505	MJ8505		1-489	MJ12010	MJ12010		1-659
MJ10000	MJ10000		1-495	MJ12020	MJ12020		1-661
MJ10001	MJ10001		1-495	MJ12021	MJ12021		1-661
MJ10002	MJ10002		1-501	MJ12022	MJ12022		1-661
MJ10003	MJ10003		1-501	MJ13010		2N6547	1-319
MJ10004	MJ10004		1-507	MJ13014	MJ13014		1-671
MJ10005	MJ10005		1-507	MJ13015	MJ13015		1-671
MJ10006	MJ10006		1-513	MJ13018			1-701
MJ10007	MJ10007		1-513	MJ13019		MJ13330	1-701
MJ10008	MJ10008		1-519	MJ13070	MJ13070		1-677
MJ10009	MJ10009		1-519	MJ13071	MJ13071		1-677
MJ10011	MJ10011		1-525	MJ13080	MJ13080		1-683
MJ10012	MJ10012		1-527	MJ13081	MJ13081		1-683
MJ10013	MJ10013		1-531	MJ13090	MJ13090		1-689
MJ10014	MJ10014		1-531	MJ13091	MJ13091		1-689
MJ10015	MJ10015		1-537	MJ13100	MJ13100		1-695
MJ10016	MJ10016		1-537	MJ13101	MJ13101		1-695
MJ10020	MJ10020		1-542	MJ13330	MJ13330		1-701
MJ10021	MJ10021		1-542	MJ13331	MJ13331		1-701
MJ10022	MJ10022		1-548	MJ13332	MJ13332		1-707
MJ10023	MJ10023		1-548	MJ13333	MJ13333		1-707
MJ10024	MJ10024		1-554	MJ13334	MJ13334		1-707
MJ10025	MJ10025		1-554	MJ13335	MJ13335		1-707
MJ10041	MJ10041		1-560	MJ14000	MJ14000		1-713
MJ10042	MJ10042		1-574	MJ14001	MJ14001		1-713
MJ10044	MJ10044		1-560	MJ14002	MJ14002		1-713
MJ10045	MJ10045		1-574	MJ14003	MJ14003		1-713

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.



# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
MJ15001	MJ15001		1-717	MJE49		TIP49	1-971
MJ15002	MJ15002		1-717	MJE51		2N6497	1-305
MJ15003	MJ15003		1-720	MJE51T		2N6497	1-305
MJ15004	MJ15004		1-720	MJE52		2N6498	1-305
MJ15011	MJ15011		1-723	MJE52T		2N6498	1-305
MJ15012	MJ15012		1-723	MJE53		2N6499	1-305
MJ15015	MJ15015		1-65	MJE53T		2N6499	1-305
MJ15016	MJ15016		1-65	MJE101		2N5974	1-207
MJ15022	MJ15022		1-725	MJE102		2N5975	1-207
MJ15023	MJ15023		1-728	MJE103		2N5976	1-207
MJ15024	MJ15024		1-725	MJE104		2N5976	1-207
MJ15025	MJ15025		1-728	MJE105	MJE105		1-795
MJ15026	MJ15026		1-731	MJE105K		TIP42A	1-967
MJ15027	MJ15027		1-731	MJE170	MJE170		1-797
MJ16002	MJ16002		1-735	MJE171	MJE171		1-797
MJ16002A	MJ16002A		1-743	MJE172	MJE172		1-797
MJ16004	MJ16004		1-735	MJE180	MJE180		1-797
MJ16006	MJ16006		1-750	MJE181	MJE181		1-797
MJ16006A	MJ16006A		1-758	MJE182	MJE182		1-797
MJ16008	MJ16008		1-750	MJE200	MJE200		1-801
MJ16010	MJ16010		1-765	MJE201		2N5977	1-210
MJ16010A	MJ16010A		1-773	MJE202		2N5978	1-210
MJ16012	MJ16012		1-765	MJE203		2N5978	1-210
MJ16014	MJ16014		1-781	MJE204		2N5979	1-210
MJ16016	MJ16016		1-781	MJE205	MJE205		1-805
MJ16018	MJ16018		1-789	MJE205K		TIP41A	1-967
MJE29		TIP29*	1-955	MJE210	MJE210		1-801
MJE29A		TIP29A*	1-955	MJE220		MJE181*	1-797
MJE29B		TIP29B*	1-955	MJE221		MJE181*	1-797
MJE29C		TIP29C*	1-955	MJE222		MJE181*	1-797
MJE30		TIP30*	1-955	MJE223		MJE182*	1-797
MJE30A		TIP30A*	1-955	MJE224		MJE182*	1-797
MJE30B		TIP30B*	1-955	MJE225		MJE182*	1-797
MJE30C		TIP30C*	1-955	MJE230		MJE171*	1-797
MJE31		TIP31*	1-957	MJE231		MJE171*	1-797
MJE31A		TIP31A*	1-957	MJE232		MJE171*	1-797
MJE31B		TIP31B*	1-957	MJE233		MJE172*	1-797
MJE31C		TIP31C*	1-957	MJE234		MJE172*	1-797
MJE32		TIP32*	1-957	MJE235		MJE172*	1-797
MJE32A		TIP32A*	1-957	MJE240	MJE240		1-807
MJE32B		TIP32B*	1-957	MJE241	MJE241		1-807
MJE32C		TIP32C*	1-957	MJE242	MJE242		1-807
MJE33		TIP41	1-967	MJE243	MJE243		1-807
MJE33A		TIP41A	1-967	MJE244	MJE244		1-807
MJE33B		TIP41B	1-967	MJE250	MJE250		1-807
MJE33C		TIP41C	1-967	MJE251	MJE251		1-807
MJE34		TIP42	1-967	MJE252	MJE252		1-807
MJE34A		TIP42A	1-967	MJE253	MJE253		1-807
MJE34B		TIP42B	1-967	MJE254	MJE254		1-807
MJE34C		TIP42C	1-967	MJE270	MJE270		1-42
MJE41		TIP41	1-967	MJE271	MJE271		1-42
MJE41A		TIP41A	1-967	MJE340	MJE340		1-811
MJE41B		TIP41B	1-967	MJE340K		TIP48	1-971
MJE41C		TIP41C	1-967	MJE341	MJE341		1-813
MJE42		TIP42	1-967	MJE341K		TIP47	1-971
MJE42A		TIP42A	1-967	MJE344	MJE344		1-813
MJE42B		TIP42B	1-967	MJE344K		TIP47	1-971
MJE42C		TIP42C	1-967	MJE345		MJE3439	1-837
MJE47		TIP47	1-971	MJE350	MJE350		1-815
MJE48		TIP48	1-971	MJE370	MJE370		1-817

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.

# INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
MJE370K		TIP32	1-957	MJE2102		TIP121	1-982
MJE371	MJE371		1-819	MJE2103		TIP121	1-982
MJE371K		TIP32	1-957	MJE2150		MJE210	1-801
MJE482		2N5190	1-146	MJE2160		TIP48	1-971
MJE483		2N5191	1-146	MJE2360		MJE2360T	1-829
MJE484		2N5192	1-146	MJE2360T	MJE2360T		1-829
MJE488		2N5191	1-146	MJE2361		MJE2361T	1-829
MJE492		2N5193	1-150	MJE2361T	MJE2361T		1-829
MJE493		2N5194	1-150	MJE2370		TIP32	1-957
MJE494		2N5195	1-150	MJE2371		TIP32A	1-957
MJE520	MJE520		1-821	MJE2480		TIP31	1-957
MJE520K		TIP31	1-957	MJE2481		TIP31A	1-957
MJE521	MJE521		1-42	MJE2482		2N6121	1-957
MJE521K		TIP31	1-957	MJE2483		2N6122	1-241
MJE700	MJE700		1-823	MJE2490		TIP32	1-241
MJE700T	MJE700T		1-823	MJE2491		TIP32A	1-957
MJE701	MJE701		1-823	MJE2520		TIP31	1-957
MJE701T	MJE701T		1-823	MJE2521		TIP31A	1-957
MJE702	MJE702		1-823	MJE2522		TIP31	1-957
MJE702T	MJE702T		1-823	MJE2523		TIP31A	1-957
MJE703	MJE703		1-823	MJE2801	MJE2801		1-831
MJE703T	MJE703T		1-823	MJE2801K		MJE2801T	1-831
MJE710	MJE710		1-42	MJE2801T	MJE2801T		1-831
MJE711	MJE711		1-42	MJE2901	MJE2901		1-831
MJE712	MJE712		1-42	MJE2901K		MJE2901T	1-831
MJE720	MJE720		1-42	MJE2901T	MJE2901T		1-831
MJE721	MJE721		1-42	MJE2955	MJE2955		1-833
MJE722	MJE722		1-42	MJE2955K		MJE2955T	1-833
MJE800	MJE800		1-823	MJE2955T	MJE2955T		1-833
MJE800T	MJE800T		1-823	MJE3055	MJE3055		1-833
MJE801	MJE801		1-823	MJE3055K		MJE3055T	1-833
MJE801T	MJE801T		1-823	MJE3055T	MJE3055T		1-833
MJE802	MJE802		1-823	MJE3300	MJE3300		1-835
MJE802T	MJE802T		1-823	MJE3301	MJE3301		1-835
MJE803	MJE803		1-823	MJE3302	MJE3302		1-835
MJE803T	MJE803T		1-823	MJE3310	MJE3310		1-835
MJE1090	MJE1090		1-43	MJE3311	MJE3311		1-835
MJE1091	MJE1091		1-43	MJE3312	MJE3312		1-835
MJE1092	MJE1092		1-43	MJE3370		MJE370	1-817
MJE1093	MJE1093		1-43	MJE3371		2N5193	1-150
MJE1100	MJE1100		1-43	MJE3439	MJE3439		1-837
MJE1101	MJE1101		1-43	MJE3440	MJE3440		1-837
MJE1102	MJE1102		1-43	MJE3520		MJE520	1-821
MJE1103	MJE1103		1-43	MJE3521		2N5190	1-146
MJE1290	MJE1290		1-827	MJE3738		TIP47	1-971
MJE1291	MJE1291		1-827	MJE3739		TIP48	1-971
MJE1660	MJE1660		1-827	MJE4340	MJE4340		1-839
MJE1661	MJE1661		1-827	MJE4341	MJE4341		1-839
MJE2010		TIP42	1-967	MJE4342	MJE4342		1-839
MJE2011		TIP42A	1-967	MJE4343	MJE4343		1-839
MJE2020		TIP41	1-967	MJE4350	MJE4350		1-839
MJE2021		TIP41A	1-967	MJE4351	MJE4351		1-839
MJE2050		MJE200	1-801	MJE4352	MJE4352		1-839
MJE2055		MJE3055	1-833	MJE4353	MJE4353		1-839
MJE2090		TIP125	1-982	MJE4918		TIP30	1-955
MJE2091		TIP125	1-982	MJE4919		TIP30A	1-955
MJE2092		TIP126	1-982	MJE4920		TIP30B	1-955
MJE2093		TIP126	1-982	MJE4921		TIP29	1-955
MJE2100		TIP120	1-982	MJE4922		TIP29A	1-955
MJE2101		TIP120	1-982	MJE4923		TIP29B	1-955

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
MJE5170	MJE5170		1-843	MJE15029	MJE15029		1-909
MJE5171	MJE5171		1-843	MJE15030	MJE15030		1-909
MJE5172	MJE5172		1-843	MJE15031	MJE15031		1-909
MJE5180	MJE5180		1-843	MJE16002	MJE16002		1-913
MJE5181	MJE5181		1-843	MJE16004	MJE16004		1-913
MJE5182	MJE5182		1-843	MJH6282	MJH6282**		1-45
MJE5190		2N6121	1-241	MJH6283	MJH6283**		1-45
MJE5191		2N6122	1-241	MJH6284	MJH6284**		1-45
MJE5192		2N6123	1-241	MJH6285	MJH6285**		1-45
MJE5193		2N6124	1-241	MJH6286	MJH6286**		1-45
MJE5194		2N6125	1-241	MJH6287	MJH6287**		1-45
MJE5195		2N6126	1-241	MJH11017	MJH11017**		1-45
MJE5655		TIP47	1-971	MJH11018	MJH11018**		1-45
MJE5656		TIP48	1-971	MJH11019	MJH11019**		1-45
MJE5657		TIP49	1-971	MJH11020	MJH11020**		1-45
MJE5730	MJE5730		1-847	MJH11021	MJH11021**		1-45
MJE5731	MJE5731		1-847	MJH11022	MJH11022**		1-45
MJE5732	MJE5732		1-847	MJH12004	MJH12004		1-651
MJE5740	MJE5740		1-851	MJH13090	MJH13090		1-689
MJE5741	MJE5741		1-851	MJH13091	MJH13091		1-689
MJE5742	MJE5742		1-851	MJH16002	MJH16002		1-913
MJE5850	MJE5850		1-855	MJH16002A	MJH16002A		1-743
MJE5851	MJE5851		1-855	MJH16004	MJH16004		1-913
MJE5852	MJE5852		1-855	MJH16006	MJH16006		1-750
MJE5960		2N6489	1-301	MJH16006A	MJH16006A		1-758
MJE5974		TIP42	1-967	MJH16008	MJH16008		1-750
MJE5975		TIP42A	1-967	MJH16010	MJH16010		1-765
MJE5976		TIP42B	1-967	MJH16010A	MJH16010A		1-773
MJE5977		TIP41	1-967	MJH16012	MJH16012		1-765
MJE5978		TIP41A	1-967	MJH16018	MJH16018		1-789
MJE5979		TIP41B	1-967	MPC900		MC1563 & 2N6050	1-228
MJE5980		2N6489	1-301	MPC1000		MC1726 & 2N6077	1-236
MJE5981		2N6490	1-301	MPSU01	MPSU01		1-921
MJE5982		2N6491	1-301	MPSU01A	MPSU01A		1-921
MJE5983		2N6486	1-301	MPSU02	MPSU02		1-923
MJE5984		2N6487	1-301	MPSU03	MPSU03		1-925
MJE5985		2N6488	1-301	MPSU04	MPSU04		1-925
MJE6040	MJE6040		1-221	MPSU05	MPSU05		1-929
MJE6041	MJE6041		1-221	MPSU06	MPSU06		1-929
MJE6042	MJE6042		1-221	MPSU07	MPSU07		1-931
MJE6043	MJE6043		1-221	MPSU10	MPSU10		1-933
MJE6044	MJE6044		1-221	MPSU11		MPSU10	1-933
MJE6045	MJE6045		1-861	MPSU12		MPSU45	1-939
MJE8500	MJE8500		1-861	MPSU31	MPSU31		1-936
MJE8501	MJE8501		1-867	MPSU45	MPSU45		1-939
MJE8502	MJE8502		1-867	MPSU47		MPSU31	1-936
MJE8503	MJE8503		1-867	MPSU51	MPSU51		1-942
MJE10011	MJE10011		1-51	MPSU51A	MPSU51A		1-942
MJE12007	MJE12007		1-873	MPSU52			1-944
MJE13002	MJE13002		1-875	MPSU55	MPSU55		1-946
MJE13003	MJE13003		1-881	MPSU56	MPSU56		1-946
MJE13004	MJE13004		1-881	MPSU57	MPSU57		1-948
MJE13005	MJE13005		1-881	MPSU60	MPSU60		1-950
MJE13006	MJE13006		1-887	MPSU95	MPSU95		1-952
MJE13007	MJE13007		1-887	NSD102		2N6551	1-326
MJE13008	MJE13008		1-895	NSD103		2N6551	1-326
MJE13009	MJE13009		1-895	NSD104		2N6552	1-326
MJE13070	MJE13070		1-903	NSD105		2N6552	1-326
MJE13071	MJE13071		1-903				
MJE15028	MJE15028		1-909				

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.

## INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
NSD106		2N6553	1-326	NSP597		TIP31A	1-957
NSD131		2N6557	1-333	NSP598		TIP32A	1-957
NSD132		2N6557	1-333	NSP599		TIP31B	1-957
NSD133		2N6558	1-333	NSP600		TIP32B	1-957
NSD134		2N6558	1-333	NSP695		TIP120	1-982
NSD135		2N6559	1-333	NSP695A		TIP100	1-975
NSD151		2N6549	1-323	NSP696		TIP125	1-982
NSD152		2N6548	1-323	NSP696A		TIP105	1-975
NSD202		2N6554	1-330	NSP697		TIP120	1-982
NSD203		2N6554	1-330	NSP697A		TIP100	1-975
NSD204		2N6555	1-330	NSP698		TIP125	1-982
NSD205		2N6555	1-330	NSP698A		TIP105	1-975
NSD206		2N6556	1-330	NSP699		TIP121	1-982
NSD3439		MJE3439	1-837	NSP699A		TIP101	1-975
NSD3440		MJE3440	1-837	NSP700		TIP126	1-982
NSDU01		MPSU01	1-921	NSP700A		TIP106	1-975
NSDU01A		MPSU01A	1-921	NSP701		TIP122	1-982
NSDU05		MPSU05	1-929	NSP702		TIP127	1-982
NSDU06		MPSU06	1-929	NSP2010		TIP42	1-967
NSDU07		MPSU07	1-931	NSP2011		TIP42A	1-967
NSDU45		MPSU45	1-939	NSP2021		TIP41A	1-967
NSDU51		MPSU51	1-942	NSP2090		TIP125	1-982
NSDU51A		MPSU51A	1-942	NSP2091		TIP125	1-982
NSDU55		MPSU55	1-946	NSP2092		TIP126	1-982
NSDU56		MPSU56	1-946	NSP2093		TIP126	1-982
NSDU57		MPSU57	1-948	NSP2100		TIP120	1-982
NSE170		MJE170	1-797	NSP2101		TIP120	1-982
NSE171		MJE171	1-797	NSP2102		TIP121	1-982
NSE180		MJE180	1-797	NSP2103		TIP121	1-982
NSE181		MJE181	1-797	NSP2370		TIP32	1-957
NSP41		TIP41	1-967	NSP2480		TIP31	1-957
NSP41A		TIP41A	1-967	NSP2481		TIP31A	1-957
NSP41B		TIP41B	1-967	NSP2490		TIP32	1-957
NSP41C		TIP41C	1-967	NSP2491		TIP32A	1-957
NSP42		TIP42	1-967	NSP2520		TIP31	1-957
NSP42A		TIP42A	1-967	NSP2955		MJE2955T	1-833
NSP42B		TIP42B	1-967	NSP3054		TIP31A	1-957
NSP42C		TIP42C	1-967	NSP3055		MJE3055T	1-833
NSP105		TIP42A	1-967	NSP4918		TIP30	1-955
NSP205		TIP41A	1-967	NSP4919		TIP30A	1-955
NSP370		TIP32	1-957	NSP4920		TIP30B	1-955
NSP371		TIP32	1-957	NSP4921		TIP29	1-955
NSP520		TIP31	1-957	NSP4922		TIP29A	1-955
NSP521		TIP31	1-957	NSP4923		TIP29B	1-955
NSP575		TIP29A	1-955	NSP5190		2N6121	1-241
NSP576		TIP30A	1-955	NSP5191		2N6122	1-241
NSP577		TIP29A	1-955	NSP5192		2N6123	1-241
NSP578		TIP30A	1-955	NSP5193		2N6124	1-241
NSP579		TIP29B	1-955	NSP5194		2N6125	1-241
NSP580		TIP30B	1-955	NSP5195		2N6126	1-241
NSP581		TIP29C	1-955	NSP5974		TIP42	1-967
NSP582		TIP30C	1-955	NSP5975		TIP42A	1-967
NSP585		TIP29A	1-955	NSP5976		TIP42B	1-967
NSP586		TIP30A	1-955	NSP5977		TIP41	1-967
NSP587		TIP29A	1-955	NSP5978		TIP41A	1-967
NSP588		TIP30A	1-955	NSP5979		TIP41B	1-967
NSP589		TIP29B	1-955	NSP5980		2N6489	1-301
NSP590		TIP30B	1-955	NSP5981		2N6490	1-301
NSP595		TIP31A	1-957	NSP5982		2N6491	1-301
NSP596		TIP32A	1-957	NSP5983		2N6486	1-301

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.



# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
NSP5984		2N6487	1-301	RCA29A		TIP29A	1-955
NSP5985		2N6488	1-301	RCA29B		TIP29B	1-955
PM26K380		MJ13015	1-671	RCA29C		TIP29C	1-955
PM27K380		2N6543	1-309	RCA30		TIP30	1-955
PMD10K-40		2N6057	1-228	RCA30A		TIP30A	1-955
PMD10K-60		2N6057	1-228	RCA30B		TIP30B	1-955
PMD10K-80		2N6058	1-228	RCA30C		TIP30C	1-955
PMD10K-100		2N6059	1-228	RCA31		TIP31	1-957
PMD11K-40		2N6050	1-228	RCA31A		TIP31A	1-957
PMD11K-60		2N6050	1-228	RCA31B		TIP31B	1-957
PMD11K-80		2N6051	1-228	RCA31C		TIP31C	1-957
PMD11K-100		2N6052	1-228	RCA32		TIP32	1-957
PMD12K-40		MJ1000	1-449	RCA32A		TIP32A	1-957
PMD12K-60		MJ1000	1-449	RCA32B		TIP32B	1-957
PMD12K-80		MJ1001	1-449	RCA32C		TIP32C	1-957
PMD12K-100		2N6059	1-228	RCA41		TIP41	1-967
PMD13K-40		MJ900	1-449	RCA41A		TIP41A	1-967
PMD13K-60		MJ900	1-449	RCA41B		TIP41B	1-967
PMD13K-80		MJ901	1-449	RCA41C		TIP41C	1-967
PMD13K-100		2N6052	1-228	RCA42		TIP42	1-967
PMD16K-40		2N6282	1-265	RCA42A		TIP42A	1-967
PMD16K-60		2N6282	1-265	RCA42B		TIP42B	1-967
PMD16K-80		2N6283	1-265	RCA42C		TIP42C	1-967
PMD16K-100		2N6284	1-265	RCA120		TIP120	1-982
PMD17K-40		2N6285	1-265	RCA121		TIP121	1-982
PMD17K-60		2N6284	1-265	RCA122		TIP122	1-982
PMD17K-80		2N6286	1-265	RCA125		TIP125	1-982
PMD17K-100		2N6287	1-265	RCA126		TIP126	1-982
PMD20K-120		2N6578	1-340	RCA410		MJ410	1-443
PMD25K-120		2N6578	1-340	RCA411		MJ411	1-443
PMD1600K		2N6282	1-265	RCA413		MJ413	1-445
PMD1601K		2N6282	1-265	RCA423		MJ423	1-445
PMD1602K		2N6283	1-265	RCA431		MJ431	1-445
PMD1603K		2N6284	1-265	RCA1000		MJ1000	1-449
PMD1700K		2N6285	1-265	RCA1001		MJ1001	1-449
PMD1701K		2N6285	1-265	RCA3054		2N6122	1-241
PMD1702K		2N6286	1-265	RCA3055		2N6487	1-301
PMD1703K		2N6287	1-265	RCA3441		MJE15030	1-909
RCA1B01		2N5878	1-196	RCA6263		MJE15030	1-909
RCA1B04		MJ15022	1-725	RCA8203		2N6666	1-351
RCA1B05		MJ15024	1-725	RCA8203A		2N6667	1-351
RCA1B06		MJ15003	1-720	RCA8203B		2N6668	1-351
RCA1B09		MJ15024	1-725	RCA8350		2N6648	1-289
RCA1C03		MJE15028	1-909	RCA8350A		2N6649	1-289
RCA1C04		MJE15029	1-909	RCA8350B		2N6650	1-289
RCA1C05		2N6130	1-47	RCA8766		MJ10002	1-501
RCA1C06		2N6133	1-47	RCA8766A		MJ10002	1-501
RCA1C07		MJE3055T	1-833	RCA8766B		MJ10003	1-501
RCA1C08		MJE2955T	1-833	RCA8766C		MJ10003	1-501
RCA1C09		MJE3055T	1-833	RCA8766D		MJ10003	1-501
RCA1C10		2N6292	1-238	RCA8766E		MJ10003	1-501
RCA1C11		2N6107	1-238	RCA8767		2N6546	1-319
RCA1C12		MJE15028	1-909	RCA8767A		2N6547	1-319
RCA1C13		MJE15029	1-909	RCA8767B		2N6547	1-319
RCA1C14		2N6290	1-238	RCA9113		2N6546	1-319
RCA1C15		2N6388	1-293	RCA9113A		2N6547	1-319
RCA1C16		2N6668	1-351	RCA9113B		2N6547	1-319
RCA1E02		2N3583	1-76	RCP111A		2N6557	1-333
RCA1E03		2N6420	1-76	RCP111B		2N6557	1-333
RCA29		TIP29	1-955	RCP111C		2N6558	1-333

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
RCP111D		2N6559	1-333	SDN6253		MJ10003	1-501
RCP113A		2N6557	1-333	SDT7A01		2N5428	1-170
RCP113B		2N6557	1-333	SDT7A02		2N5428	1-170
RCP113C		2N6558	1-333	SDT7A03		2N5428	1-170
RCP113D		2N6559	1-333	SDT7A08		2N5427	1-170
RCP115		2N6591	1-343	SDT7A09		2N5427	1-170
RCP115B		2N6557	1-333	SDT401		2N6543	1-309
RCP117		2N6591	1-343	SDT402		2N6543	1-309
RCP117B		2N6557	1-333	SDT410		MJ410	1-443
RCP131A		2N6592	1-343	SDT411		MJ411	1-443
RCP131B		2N6593	1-343	SDT413		MJ413	1-445
RCP131C		2N6558	1-333	SDT423		MJ423	1-445
RCP131D		2N6559	1-333	SDT424		2N6308	1-274
RCP133A		2N6592	1-343	SDT425		2N6545	1-315
RCP133B		2N6593	1-343	SDT430		2N6307	1-274
RCP133C		2N6558	1-333	SDT431		MJ431	1-445
RCP133D		2N6559	1-333	SDT520		2N6306	1-274
RCP135		2N6553	1-326	SDT521		2N6306	1-274
RCP135B		2N6557	1-333	SDT522		2N6306	1-274
RCP137		2N6553	1-326	SDT525		2N6306	1-274
RCP137B		2N6557	1-333	SDT526		2N6306	1-274
RCS579		2N6306	1-274	SDT527		2N6306	1-274
RCS617		2N5882	1-199	SDT530		2N6306	1-274
RCS618		2N5880	1-199	SDT531		2N6306	1-274
SDM6000		MJ10012	1-527	SDT532		2N6306	1-274
SDM6001		MJ10012	1-527	SDT535		2N6306	1-274
SDM6002		MJ10012	1-527	SDT536		2N6307	1-274
SDM6003		MJ10012	1-527	SDT537		2N6307	1-274
SDM20301		MJ4033	1-461	SDT540		2N6307	1-274
SDM20302		MJ4033	1-461	SDT541		2N6307	1-274
SDM20303		MJ4034	1-461	SDT542		2N6307	1-274
SDM20304		MJ4035	1-461	SDT545		2N6308	1-274
SDM20311		MJ4033	1-461	SDT546		2N6308	1-274
SDM20312		MJ4033	1-461	SDT547		2N6308	1-274
SDM20313		MJ4034	1-461	SDT550		2N6308	1-274
SDM20314		MJ4035	1-461	SDT551		2N6308	1-274
SDM20321		MJ4033	1-461	SDT552		2N6308	1-274
SDM20322		MJ4033	1-461	SDT707		2N5427	1-170
SDM20323		MJ4034	1-461	SDT1050		2N5838	1-193
SDM20324		MJ4035	1-461	SDT1051		2N5840	1-193
SDM21301		MJ4030	1-461	SDT1052		2N6543	1-309
SDM21302		MJ4030	1-461	SDT1053		2N6543	1-309
SDM21303		MJ4031	1-461	SDT1054		2N6543	1-309
SDM21304		MJ4032	1-461	SDT1055		2N5838	1-193
SDM21311		MJ4030	1-461	SDT1056		2N3902	1-116
SDM21312		MJ4030	1-461	SDT1057		2N6545	1-315
SDM21313		MJ4031	1-461	SDT1058		2N6545	1-315
SDM21314		MJ4032	1-461	SDT1059		2N6545	1-315
SDN1010		2N6056	1-232	SDT1060		2N5838	1-193
SDN1020		MJ3001	1-451	SDT1061		2N3902	1-116
SDN4040		MJ10000	1-495	SDT1062		2N6545	1-315
SDN4045		MJ10000	1-495	SDT1063		2N6545	1-315
SDN6000		MJ10000	1-495	SDT1064		2N6545	1-315
SDN6001		MJ10000	1-495	SDT1301		2N6235	1-254
SDN6002		MJ10001	1-495	SDT1302		2N6235	1-254
SDN6060		MJ10000	1-495	SDT1303		2N6235	1-254
SDN6061		MJ10000	1-495	SDT1304		2N6235	1-254
SDN6062		MJ10000	1-495	SDT3125		2N6186	1-245
SDN6251		MJ10002	1-501	SDT3126		2N6186	1-245
SDN6552		MJ10002	1-501	SDT3321		MJ8100	1-475

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
SDT3322		MJ8100	1-475	SDT5509		2N5338	1-158
SDT3323		2N6190	1-248	SDT5511		2N5337	1-158
SDT3324		2N6192	1-248	SDT5512		2N5337	1-158
SDT3325		MJ8100	1-475	SDT5513		2N5337	1-158
SDT3326		MJ8100	1-475	SDT5514		2N5339	1-158
SDT3327		2N6190	1-248	SDT5901		2N3766	1-100
SDT3328		2N6192	1-248	SDT5902		2N3766	1-100
SDT3401		2N5347	1-166	SDT5903		2N3767	1-100
SDT3402		2N5347	1-166	SDT5904		2N5050	1-144
SDT3403		2N5347	1-166	SDT5905		2N5050	1-144
SDT3404		2N5349	1-166	SDT5906		2N3766	1-100
SDT3405		2N5347	1-166	SDT5907		2N3766	1-100
SDT3406		2N5347	1-166	SDT5908		2N3767	1-100
SDT3407		2N5347	1-166	SDT5909		2N5050	1-144
SDT3408		2N5349	1-166	SDT5910		2N5050	1-144
SDT3421		2N5337	1-158	SDT5911		2N5427	1-170
SDT3422		2N5337	1-158	SDT5912		2N5427	1-170
SDT3423		2N5336	1-158	SDT5913		2N5427	1-170
SDT3424		2N5338	1-158	SDT5914		2N5429	1-170
SDT3425		2N5337	1-158	SDT5951		2N5051	1-144
SDT3426		2N5337	1-158	SDT5952		2N3583	1-76
SDT3427		2N5336	1-158	SDT5953		2N5052	1-144
SDT3428		2N5338	1-158	SDT5954		2N5051	1-144
SDT3501		2N3719	1-88	SDT5955		2N3583	1-76
SDT3502		2N3720	1-88	SDT5956		2N5052	1-144
SDT3503		2N6303	1-88	SDT6308		2N5347	1-166
SDT3504		2N6192	1-248	SDT6309		2N5347	1-166
SDT3505		2N3867	1-88	SDT6310		2N5347	1-166
SDT3506		2N3868	1-88	SDT6311		2N5347	1-166
SDT3507		2N6303	1-88	SDT6312		2N5347	1-166
SDT3508		2N6193	1-248	SDT6313		2N5347	1-166
SDT3775		2N3867	1-88	SDT6314		2N5347	1-166
SDT3776		2N3868	1-88	SDT6315		2N5347	1-166
SDT3777		2N6303	1-88	SDT6316		2N5347	1-166
SDT3778		2N3867	1-88	SDT6408		2N5347	1-166
SDT4451		2N5337	1-158	SDT6409		2N5347	1-166
SDT4452		2N5336	1-158	SDT6410		2N5347	1-166
SDT4453		2N5337	1-158	SDT6411		2N5347	1-166
SDT4454		2N5336	1-158	SDT6412		2N5347	1-166
SDT4455		2N5337	1-158	SDT6413		2N5347	1-166
SDT4456		2N5337	1-158	SDT6414		2N5347	1-166
SDT4483		2N5337	1-158	SDT6415		2N5347	1-166
SDT4901		2N3583	1-76	SDT6416		2N5347	1-166
SDT4902		2N6233	1-254	SDT6901		2N5050	1-144
SDT4903		2N6234	1-254	SDT6902		2N5051	1-144
SDT4904		2N3585	1-76	SDT6903		2N5052	1-144
SDT4905		2N3585	1-76	SDT6904		2N5052	1-144
SDT5101		TIP41A	1-967	SDT7201		2N6306	1-274
SDT5102		TIP41A	1-967	SDT7202		2N6306	1-274
SDT5103		TIP41A	1-967	SDT7203		2N6306	1-274
SDT5111		TIP42A	1-967	SDT7204		2N6307	1-274
SDT5112		TIP42A	1-967	SDT7205		2N6308	1-274
SDT5113		TIP42A	1-967	SDT7206		2N6341	1-282
SDT5501		2N5337	1-158	SDT7207		2N6306	1-274
SDT5502		2N5337	1-158	SDT7208		2N6306	1-274
SDT5503		2N5337	1-158	SDT7209		2N6307	1-274
SDT5504		2N5539	1-285	SDT7603		2N6338	1-282
SDT5506		2N5337	1-158	SDT7604		2N6339	1-282
SDT5507		2N5337	1-158	SDT7605		2N6341	1-282
SDT5508		2N5336	1-158	SDT7609		2N6338	1-282

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
SDT7610		2N6339	1-282	SE9331		2N3739	1-93
SDT7611		2N6341	1-282	SE9400	SE9400		1-47
SDT7612		2N6249	1-257	SE9401	SE9401		1-47
SDT7731		2N5881	1-199	SE9402	SE9402		1-47
SDT7732		2N5881	1-199	SE9403		MJ900	1-449
SDT7733		2N5882	1-199	SE9404		MJ901	1-449
SDT7734		2N5629	1-174	SE9406		MJ4030	1-461
SDT7735		2N5630	1-174	SE9407		MJ4031	1-461
SDT7736		2N5631	1-174	SE9408		MJ4032	1-461
SDT9201		2N6569	1-336	SV7056		2N6558	1-333
SDT9202		2N5878	1-196	SVT100-5C		2N5632	1-178
SDT9203		2N5632	1-178	SVT200-5C		2N6306	1-274
SDT9204		2N5633	1-178	SVT200-10		2N6306	1-274
SDT9205		2N6569	1-336	SVT200-10C		MJ15022	1-725
SDT9206		2N3055	1-62	SVT250-3C		2N5838	1-193
SDT9207		2N5878	1-196	SVT250-5		2N5838	1-193
SDT9208		2N5632	1-178	SVT250-5C		2N6306	1-274
SDT9209		2N5633	1-178	SVT250-10		2N6306	1-274
SDT9210		2N6569	1-336	SVT250-10C		MJ15024	1-725
SDT9301		2N4231A	1-120	SVT300-3C		2N6307	1-274
SDT9302		2N4232A	1-120	SVT300-5		2N6542	1-309
SDT9303		2N4233A	1-120	SVT300-5C		2N6307	1-274
SDT9304		2N4231A	1-120	SVT300-10		2N6307	1-274
SDT9305		2N4232A	1-120	SVT300-10C		MJ13090	1-689
SDT9306		2N4233A	1-120	SVT350-3		2N6545	1-315
SDT9307		2N3713	1-82	SVT350-3C		2N6308	1-274
SDT9308		2N3715	1-82	SVT350-5		2N5840	1-193
SDT9309		2N3716	1-82	SVT350-5C		MJ13080	1-683
SDT9701		2N5303	1-154	SVT350-12		2N6547	1-319
SDT9702		2N5629	1-174	SVT400-3		2N6545	1-315
SDT9703		2N5630	1-174	SVT400-3C		2N6543	1-309
SDT9704		2N5882	1-199	SVT400-5		2N6543	1-309
SDT9705		2N5629	1-174	SVT400-5C		2N6545	1-315
SDT9706		2N5630	1-174	SVT400-12		MJ13090	1-689
SDT9707		2N3055	1-62	SVT450-3		2N6545	1-315
SDT12301		2N5039	1-142	SVT450-3C		MJ13334	1-707
SDT12302		2N5347	1-166	SVT450-5		2N6543	1-309
SDT12303		2N5347	1-166	SVT450-5C		MJ13080	1-683
SDT12305		2N5347	1-166	SVT6000		MJ10004	1-507
SDT12306		2N5347	1-166	SVT6001		MJ10004	1-507
SDT12307		2N5347	1-166	SVT6002		MJ10005	1-507
SDT13301		2N6546	1-319	SVT6060		MJ10004	1-507
SDT13302		2N6547	1-319	SVT6061		MJ10004	1-507
SDT13303		2N6547	1-319	SVT6062		MJ10005	1-507
SDT13304		MJ13091	1-689	SVT6251		MJ10006	1-513
SDT13305		MJ13091	1-689	SVT6252		MJ10006	1-513
SDTB01		2N5346	1-166	SVT6253		MJ10007	1-513
SDTB02		2N5346	1-166	SVT6546		MJ13090	1-689
SDTB03		2N5348	1-166	SVT6547		MJ13090	1-689
SDTB05		2N5346	1-166	SVT7520		2N6543	1-309
SDTB06		2N5346	1-166	SVT7521		2N6543	1-309
SDTB07		2N5346	1-166	SVT7522		MJ13335	1-707
SE9300	SE9300		1-47	SVT7523		2N6308	1-274
SE9301	SE9301		1-47	SVT7524		2N6543	1-309
SE9302	SE9302		1-47	SVT7525		MJ13334	1-707
SE9303		MJ1000	1-449	SVT7530		MJ13081	1-683
SE9304		MJ1001	1-449	SVT7531		MJ13080	1-683
SE9306		MJ4032	1-461	SVT7532		MJ16004	1-735
SE9307		MJ4034	1-461	SVT7533		MJ13080	1-683
SE9308		MJ4035	1-461	SVT7534		MJ13080	1-683

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.



# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
SVT7535		MJ16004	1-735	TIP35A	TIP35A		1-963
SVT7540		MJ16008	1-750	TIP35B	TIP35B		1-963
SVT7541		MJ16008	1-750	TIP35C	TIP35C		1-963
SVT7542		MJ16008	1-750	TIP35D	*		—
SVT7543		MJ13080	1-683	TIP35E	*		—
SVT7544		MJ13080	1-683	TIP35F	*		—
SVT7545		MJ16008	1-750	TIP36	TIP36		1-963
SVT7550		MJ13091	1-689	TIP36A	TIP36A		1-963
SVT7551		MJ16010	1-765	TIP36B	TIP36B		1-963
SVT7552		MJ16010	1-765	TIP36C	TIP36C		1-963
SVT7553		MJ13090	1-689	TIP36D	*		—
SVT7554		MJ13091	1-689	TIP36E	*		—
SVT7555		MJ16010	1-765	TIP36F	*		—
SVT7560		MJ13091	1-689	TIP41	TIP41		1-967
SVT7561		MJ16012	1-765	TIP41A	TIP41A		1-967
SVT7563		MJ13090	1-689	TIP41B	TIP41B		1-967
SVT7564		MJ13090	1-689	TIP41C	TIP41C		1-967
SVT7565		MJ13090	1-689	TIP41D	TIP41D		1-47
SVT7570		MJ13091	1-689	TIP41E	TIP41E		1-47
SVT7571		MJ16012	1-765	TIP41F	TIP41F		1-47
SVT7573		MJ13090	1-689	TIP42	TIP42		1-967
SVT7574		MJ13090	1-689	TIP42A	TIP42A		1-967
SVT7575		MJ16012	1-765	TIP42B	TIP42B		1-967
TIP29	TIP29		1-955	TIP42C	TIP42C		1-967
TIP29A	TIP29A		1-955	TIP42D	TIP42D		1-47
TIP29B	TIP29B		1-955	TIP42E	TIP42E		1-47
TIP29C	TIP29C		1-955	TIP42F	TIP42F		1-47
TIP29D	TIP29D		1-46	TIP47	TIP47		1-971
TIP29E	TIP29E		1-46	TIP48	TIP48		1-971
TIP29F	TIP29F		1-46	TIP49	TIP49		1-971
TIP30	TIP30		1-955	TIP50	TIP50		1-46
TIP30A	TIP30A		1-955	TIP61	TIP61		1-46
TIP30B	TIP30B		1-955	TIP61A	TIP61A		1-46
TIP30C	TIP30C		1-955	TIP61B	TIP61B		1-46
TIP30D	TIP30D		1-46	TIP61C	TIP61C		1-46
TIP30E	TIP30E		1-46	TIP62	TIP62		1-46
TIP30F	TIP30F		1-46	TIP62A	TIP62A		1-46
TIP31	TIP31		1-957	TIP62B	TIP62B		1-46
TIP31A	TIP31A		1-957	TIP62C	TIP62C		1-46
TIP31B	TIP31B		1-957	TIP63	TIP47		1-971
TIP31C	TIP31C		1-957	TIP64	TIP48		1-971
TIP31D	TIP31D		1-46	TIP73		2N6486	1-301
TIP31E	TIP31E		1-46	TIP73A		2N6487	1-301
TIP31F	TIP31F		1-46	TIP73B		2N6488	1-301
TIP32	TIP32		1-957	TIP74		2N6489	1-301
TIP32A	TIP32A		1-957	TIP74A		2N6490	1-301
TIP32B	TIP32B		1-957	TIP74B		2N6491	1-301
TIP32C	TIP32C		1-957	TIP75		MJE13005	1-881
TIP32D	TIP32D		1-46	TIP75A		MJE13004	1-881
TIP32E	TIP32E		1-46	TIP75B		MJE13004	1-881
TIP32F	TIP32F		1-46	TIP75C		MJE13005	1-881
TIP33	TIP33		1-961	TIP100	TIP100		1-975
TIP33A	TIP33A		1-961	TIP101	TIP101		1-975
TIP33B	TIP33B		1-961	TIP102	TIP102		1-975
TIP33C	TIP33C		1-961	TIP105	TIP105		1-975
TIP34	TIP34		1-961	TIP106	TIP106		1-975
TIP34A	TIP34A		1-961	TIP107	TIP107		1-975
TIP34B	TIP34B		1-961	TIP110	TIP110		1-979
TIP34C	TIP34C		1-961	TIP111	TIP111		1-979
TIP35	TIP35		1-963	TIP112	TIP112		1-979

1.1

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.

# INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
TIP115	TIP115		1-979	TIP565		MJ10009	1-519
TIP116	TIP116		1-979	TIP575		MJ13080	1-683
TIP117	TIP117		1-979	TIP575A		MJ13080	1-683
TIP120	TIP120		1-982	TIP575B		MJ13080	1-683
TIP121	TIP121		1-982	TIP575C		MJ13080	1-683
TIP122	TIP122		1-982	TIP600		TIP100	1-975
TIP125	TIP125		1-982	TIP601		TIP101	1-975
TIP126	TIP126		1-982	TIP602		TIP102	1-975
TIP127	TIP127		1-982	TIP605		TIP105	1-975
TIP140	TIP140		1-986	TIP606		TIP106	1-975
TIP140T	TIP140T		1-47	TIP607		TIP107	1-975
TIP141	TIP141		1-986	TIP620		TIP120	1-982
TIP141T	TIP141T		1-47	TIP621		TIP121	1-982
TIP142	TIP142		1-986	TIP622		TIP122	1-982
TIP142T	TIP142T		1-47	TIP625		TIP125	1-982
TIP145	TIP145		1-986	TIP626		TIP126	1-982
TIP145T	TIP145T		1-47	TIP627		TIP127	1-982
TIP146	TIP146		1-986	TIP640		2N6384	1-289
TIP146T	TIP146T		1-47	TIP641		2N6385	1-289
TIP147	TIP147		1-986	TIP645		2N6649	1-289
TIP147T	TIP147T		1-47	TIP646		2N6650	1-289
TIP150		MJE13006	1-887	TIP660		MJ10002	1-501
TIP151		MJE13007	1-887	TIP661		MJ10002	1-501
TIP152		MJE13007	1-887	TIP662		MJ10003	1-501
TIP160		MJE5740	1-851	TIP663		MJ10001	1-495
TIP161		MJE5741	1-851	TIP664		MJ10008	1-519
TIP162		MJE5742	1-851	TIP665		MJ10009	1-519
TIP510		MJ4248	1-457	TIP666		MJ10002	1-501
TIP511		MJ4247	1-457	TIP667		MJ10003	1-501
TIP512		MJ4248	1-457	TIP668		MJ10013	1-531
TIP513		MJ15012	1-723	TIP701		MJ13080	1-683
TIP514		MJ3238	1-457	TIP702		MJ13081	1-683
TIP517		2N6339	1-282	TIP2955		MJE2955T	1-990
TIP518		2N6341	1-282	TIP3055		MJE3055T	1-990
TIP519		MJ4238	1-457	TIPL751		MJ13070	1-677
TIP520		MJ4238	1-457	TIPL751A		MJ13071	1-677
TIP521		2N6211	1-251	TIPL752		MJ13080	1-683
TIP522		2N6211	1-251	TIPL752A		MJ13080	1-683
TIP523		MJ15012	1-723	TIPL753		MJ13080	1-683
TIP524		2N6497	1-305	TIPL753A		MJ13080	1-683
TIP525		MJ15011	1-723	TIPL755		MJ13090	1-689
TIP526		MJ15011	1-723	TIPL755A		MJ13091	1-689
TIP527		MJ15012	1-723	TIPL757		MJ13100	1-695
TIP528		MJ15012	1-723	TIPL757A		MJ13101	1-695
TIP536		MJ16006	1-750	TIPL760		MJE13070	1-903
TIP545		2N6227	1-189	TIPL760A		MJE13071	1-903
TIP546		2N6228	1-189	TIPL774		MJ10009	1-519
TIP550		MJ12002	1-644	TIPL775		MJ11018	1-638
TIP551		MJ12003	1-649	TIPL775A		MJ11020	1-638
TIP552		MJ12004	1-651	UMT1008		MJ13014	1-671
TIP553		MJ12004	1-651	UMT1009		MJ13015	1-671
TIP554		MJ13080	1-683	UMT1203		MJE13004	1-881
TIP555		MJ13080	1-683	UMT1204		MJE13005	1-881
TIP556		MJ13080	1-683	WT5100		MJ13015	1-671
TIP558		MJ16006	1-750	WT5200		2N6547	1-319
TIP559		MJ16006	1-750				
TIP560		MJ16006	1-750				
TIP562		MJ16012	1-765				
TIP563		MJ16012	1-765				
TIP564		MJ11018	1-638				

\*Consult factory if a direct replacement is necessary.

\*\*To be introduced. Contact factory for Data Sheet.

# POWER TRANSISTORS

## Selector Guide

The selector guides on the subsequent pages offer a quick "first-selection" capability for devices that fit specific applications categories.

Because designers have different application prerequisites, the devices are categorized in three ways:

1. by package
2. by major product category
3. by major applications






In each case, pertinent electrical characteristics are supplied to permit rapid comparison of potentially suitable devices.

## Contents

	Page
Standard Device Selection by Package	1-34
TO-204AA	1-35
TO-5	1-38
TO-39	1-39
TO-59	1-40
TO-66	1-41
TO-126	1-42
TO-127	1-43
Case 152	1-43
TO-202AC	1-44
TO-218	1-45
TO-220AB	1-46
MO-040AA	1-48
Military Qualified	1-49
Power Darlingtons	1-51
Power Switching (<200 Volts)	1-53
SWITCHMODE (>200 Volts)	1-54

## SELECTION BY PACKAGE

Motorola power transistors are available in a wide variety of metal and plastic packages to match thermal, electrical and cost requirements. The following table compares the basic packages from the standpoint of current, voltage and power capabilities. The devices available in the various packages are tabulated on the succeeding pages.

Package	I <sub>C</sub> Range (Amps)	V <sub>CE</sub> Range (Volts)	P <sub>D</sub> (Watts)	Page
 <b>TO-204AA</b> (TO-3) Case 1 Case 11	2.5-60	40-1500	36-300	35
 <b>TO-204AE</b> Case 197	2.5-60	40-1500	36-300	35
 <b>TO-205AA</b> (TO-5) Case 31	3.0	40-800	6.0	38
 <b>TO-205AD</b> (TO-39) Case 79	0.5-5.0	40-400	5-10	39
 <b>TO-210AA</b> (TO-59) Case 160	7.0-10	60-100	60	40
 <b>TO-213AA</b> (TO-66) Case 80	1-10	40-325	20-90	41
 <b>TO-225AA</b> (TO-126) Case 77	0.3-5.0	25-400	12.5-40	42
 <b>TO-225AB</b> Case 90	5-15	40-100	65-100	43
 <b>Case 152</b>	0.5-2.0	30-300	10	43
 <b>TO-202AC</b> Case 306	0.1-3.0	30-350	6.25-12.5	44
 <b>TO-218AC</b> Case 340	5.0-25	40-800	80-150	45
 <b>TO-220AB</b> Case 221A	0.5-15	30-800	15-125	46
 <b>MO-040AA</b> CASE 346	50-200	200-850	500	48
 <b>CASE 353</b>	25-100	250-850	250	48

## SELECTION BY FUNCTION

	Page
Military Qualified Power Transistors .....	49
Power Darlingtons, for applications requiring high gain .....	51
Low-Voltage Power Switching Transistors (>200 Volts) .....	53
Switchmode Power Transistors (<200 Volts) .....	54



## TO-204AA (Formerly TO-3)/TO-204AE (Type)



CASE 11-01, 11-3 — 40 mil pins  
 CASE 1-04, 1-05 — 40 mil pins  
 MODIFIED TO-3

STYLE 1:  
 PIN 1. BASE  
 2. EMITTER  
 CASE. COLLECTOR



CASE 197-01 — 60 mil pins

I <sub>C</sub> Cont Amps Max	V <sub>CE</sub> (s <sub>us</sub> ) Volts Min	Device Type		h <sub>FE</sub> Min/Max	@ I <sub>C</sub> Amp	Resistive Switching			f <sub>T</sub> MHz Min	P <sub>D</sub> (Case) Watts @ 25°C
		NPN	PNP			t <sub>s</sub> μs Max	t <sub>r</sub> μs Max	@ I <sub>C</sub> Amp		
2.5	700	MJ8500		7.5 min	0.5	4	2	1		125
	800	MJ8501		7.5 min	0.5	4	2	1		125
	1300*	BU204		2 min	2		0.75 typ	2	4 typ	36
	1400*	MJ205					1	2		110
	1500*	BU205 MJ12002		2 min 1.1 min	2	2	0.75 typ 1	2	4 typ 4 typ	36 75
3	250	2N5838		8/40	3	1 typ	0.4 typ	3	5	100
	275	2N5839		10/50	2	1 typ	0.4 typ	3	5	100
	350	2N5840		10/50	2	1 typ	0.4 typ	3	5	100
	325	2N3902		30/90	1	1.2 typ	0.1 typ	1	2.8	100
4	1500*	MJ12003		2.5 min	3		1	3		100
5	120	2N4347		15/60	2					100
	200	MJ410		30/90	1				2.5	100
	250	MJ3029		30 min	0.4		1	3		125
	300	MJ411 2N6542		30/90 7/35	1 3				2.5 6	100 100
	325	MJ3030		3.75 min	3		1	3		125
	400	2N6543 MJ13070		7/35 8 min	3 3	4 1.5	0.8 0.5	3 3	6	100 125
	450	MJ13071		8 min	3	1.5	0.5	3		125
		MJ16002		5 min	5	3	0.3	3		125
		MJ16004		7 min	5	2.7	0.35	3		125
		2N6834		10/30	3	2.7	0.35	3	15	125
	500	MJ16002A		5.0 min	5.0	3.0	0.3	3.0		125
	700	MJ8502		7.5 min	1	4	2	2.5		150
	800	MJ8503		7.5 min	1	4	2	2.5		150
	850*	MJ12020		5.0 min	5.0		0.13 typ	3.0	15	125
	1300*	BU207		2.25 min	4.5		0.6 typ	4.5	4 typ	60
	1500*	BU208		2.25 min	4.5		0.6 typ	4.5	4 typ	60
		BU208D†		2.25 min	4.5		0.6 typ	4.5	4 typ	60
		MJ12004		2.5 min	4.5		1	4.5	4	100
6	100	2N5758	2N6226	25/100	3	0.7 typ	0.5 typ	3	1	150
	120	2N5759	2N6227	20/80	3	0.7 typ	0.5 typ	3	1	150
	140	2N5760	2N6228	15/60	3	0.7 typ	0.5 typ	3	1	150
	250	MJ15011	MJ15012	20/100	2					200
7.0	300	MJ3041		250 min	2.5					175
	350	MJ3042		250 min	2.5					175

# I<sub>hfe</sub> @ 1 MHz

\*V<sub>BRICEX</sub> or V<sub>BRICES</sub>

†D Suffix on this device signifies internal C-E Diode

(continued)

**TO-204AA (FORMERLY TO-3)/TO-204AE (Type) (continued)**

I <sub>C</sub> Cont Amps Max	V <sub>CE0</sub> (sus) Volts Min	Device Type		h <sub>FE</sub> Min/Max	@ I <sub>C</sub> Amp	Resistive Switching			f <sub>T</sub> MHz Min	P <sub>D</sub> (Case) Watts @ 25°C
		NPN	PNP			t <sub>s</sub> μs Max	t <sub>r</sub> μs Max	@ I <sub>C</sub> Amp		
7.5	60	2N3445		20/60	5	2	0.35	5	10	115
		2N3447		40/120	5	2	0.35	5	10	115
	80	2N3446		20/60	5	2	0.35	5	10	115
		2N3448		40/120	5	2	0.35	5	10	115
8	60	MJ1000	MJ900	1k min	3					90
		2N6055	2N6053	750/18k	4	1.5 typ	1.5 typ	4	4#	100
	80	MJ1001	MJ901	1k min	3					90
		2N6056	2N6054	750/18k	4	1.5 typ	1.5 typ	4	4#	100
	120	MJ4247	MJ4237	40 min	3	0.4 typ	0.18 typ	5	20	90
	150	MJ4248	MJ4238	40 min	3	0.4 typ	0.18 typ	5	20	90
	250	2N6306		15/75	3	1.6	0.4	3	5	125
			MJ6502	15 min	2	2	0.5	4		125
	300	2N6307		15/75	3	1.6	0.4	3	5	125
		2N6544		7/35	5	4	1	5	6	125
	350	2N6308		12/60	3	1.6	0.4	5	5	125
	400	2N6545		7/35	5	4	1	5	6	125
				MJ6503	15 min	2	2	0.5	4	
				8 min	5	1.5	0.5	5		150
		450	MJ13081		8 min	5	1.5	0.5	5	
	MJ16006			5 min	8	2.5	0.25	5		150
	MJ16008			7 min	8	2.2	0.25	5		150
	2N6835			10/30	5	2.5	0.25	5	10	150
	500	MJ16006A		5.0 min	8.0	3.0	0.4	5.0		150
	850*	MJ12021		5.0 min	8.0		0.1 typ	5.0		150
	1400*	MJ10011		20 min	4		1	4		80
	1500*	MJ12005		5 min	5		1	5		100
10	40	2N6363	2N6648	1k/20k	5				20#	100
	60	2N3713	2N3789	15 min	3	0.3 typ	0.4 typ	5	4	150
		2N3715	2N3791	30 min	3	0.3 typ	0.4 typ	5	4	150
		2N5877	2N5875	20/100	4	1	0.8	4	4	150
		2N6384	2N6649	1k/20k	5				20#	100
		MJ3000	MJ2500	1k min	5					150
	80	2N3714	2N3790	15 min	3	0.3 typ	0.4 typ	5	4	150
		2N3716	2N3792	30 min	3	0.3 typ	0.4 typ	5	4	150
		2N5878	2N5876	20/100	4	1	0.8	4	4	150
		2N6385	2N6650	1k/20k	5				20#	100
		MJ3001	MJ2501	1k min	5					150
	100	2N5632	2N6229	25/100	5	0.9 typ	0.9 typ	5	1	150
	120	2N5633	2N6230	20/80	5	0.9 typ	0.9 typ	5	1	150
	140	2N5634	2N6231	15/60	5	0.9 typ	0.9 typ	5	1	150
		2N3442		20/70	4					117
	250	MJ15011	MJ15012	20/100	2					200
	325	MJ413		20/80	0.5				2.5	125
		MJ423		30/90	1				2.5	125
		MJ431		15/35	2.5				2.5	125
	350	MJ13014		8/20	5	2	0.5	5		150
		MJ10002		3/300	5	2.5	1	5	10#	150
		MJ10006		30/300	5	1.5	0.5	5	10#	150
	400	MJ10003		30/300	5	2.5	1	5	10#	150
		MJ10007		30/300	5	1.5	0.5	5	10#	150
		MJ10012		100/2k	6	15	15	6		175
		MJ13015		8/20	5	2	0.5	5		150
	450	SDT13304		10/40	5	1.6 typ	0.35 typ	5	15 typ	125*
	500	SDT13305		10/40	5	1.6 typ	0.35 typ	5	15 typ	125*
	550	MJ10013		10/250	10	2.5	0.8	10		175
	600	MJ10014		10/250	10	2.5	0.8	10		175
	700	MJ8504		7.5 min	1.5	4	2	5		175
	800	MJ8505		7.5 min	1.5	4	2	5		175
		MJ16018		7.0 min	5.0	2.0 typ	0.9 typ	5.0		150
	950*	MJ12010		4.2 min	5		1	5		100
12	40	2N6569	2N6594	15/200	4	5	1.5	2	1.5 to 15	100
	60	2N6057	2N6050	750/18k	6	1.6 typ	1.5 typ	6	4#	150
	80	2N6058	2N6051	750/18k	6	1.6 typ	1.5 typ	6	4#	150
	100	2N6059	2N6052	750/18k	6	1.6 typ	1.5 typ	6	4#	150
15	60	2N3055	MJ2955	20/70	4	0.7 typ	0.3 typ	4	2.5	115
		2N3055A	MJ2955A	20/70	4				0.8	115
		2N6576		2k/20k	4	2	7	10	10-200#	120
		2N5881	2N5879	20/100	6	1	0.8	6	4	160

 \*V<sub>BRICEX</sub> # I<sub>hfe</sub> @ 1 MHz

(continued)

## TO-204AA (FORMERLY TO-3)/TO-204AE (Type) (continued)

I <sub>C</sub> Cont Amps Max	V <sub>CE0</sub> (sus) Volts Min	Device Type		h <sub>FE</sub> Min/Max	@ I <sub>C</sub> Amp	Resistive Switching			f <sub>T</sub> MHz	P <sub>D</sub> (Case) Watts @ 25°C
		NPN	PNP			t <sub>s</sub> μs	t <sub>r</sub> μs	@ I <sub>C</sub> Amp		
						Max	Max		Min	
15	80	2N5882	2N5880	20/100	6	1	0.8	6	4	160
	90	2N6577		2k/20k	4	2	7	10	10-200#	120
	120	MJ15015 2N6578	MJ15016	20/70 2k/20k	4	2	7	10	1	180 120
	140	MJ15001	MJ15002	25/150	4				2	200
	150	MJ11018	MJ11017	100 min	15				3#	175
	200	2N6249 MJ11020	MJ11019	10/50 100 min	10 15	3.5	1	10	2.5 3#	175 175
	250	MJ11022	MJ11021	100 min	15				3#	175
	275	2N6250		8/50	10	3.5	1	10	2.5	175
	300	2N6546 2N6676		6/30 8 min	10 15	4 2.5	0.7 0.5	10 15	6 to 24 3	175 175
	350	2N6251 2N6677		6/50 8 min	10 15	3.5 2.5	1 0.5	10 15	2.5 3	175 175
	400	2N6547 2N6678 MJ13090		6/30 8 min 8 min	10 15 10	4 2.5 2.5	0.7 0.5 0.5	10 15 10	6 to 24 3	175 175 175
	450	MJ13091 MJ16010 MJ16012 2N6836		8 min 5 min 7 min 10/30	10 15 15 10	2.5 12 typ 0.9 typ 3.0	0.5 0.2 typ 0.15 typ 0.35	10 10 10 10		175 175 175 175
	500	MJ16010A		5.0 min	15	3.0	0.4	10		175
	850*	MJ12022		5.0 min	15		0.1 typ	10		175
16	60	MJ4033	MJ4030	1k/	10					150
	80	MJ4034	MJ4031	1k/	10					150
	100	2N6229 MJ4035	2N6029 MJ4032	25/100 1k/	8 10	1.2 typ	1.2 typ	8	1	200 150
	120	2N5630	2N6030	20/80	8	1.2 typ	1.2 typ	8	1	200
	140	2N3773 2N5631	2N6609 2N6031	15/60 15/60	8 8	1.1 typ 1.2 typ	1.5 typ 1.2 typ	8 8	4 1	150 200
	200	MJ15022 MJ15026	MJ15023 MJ15027	15/60 6 min	8 16				5 15	250 250
	250	MJ15024	MJ15025	15/60	8				5	250
20	40	2N6257		15/75	8				2	150
	60	2N3772 2N6282	2N6285	15/60 750/18k	10	2.5 typ	2.5 typ	10	2 4#	150 160
	75	2N5039		20/100	10	1.5	0.5	10	60	140
	80	2N5303 2N6283	2N5745 2N6286	15/60 750/18k	10	2 2.5 typ	1 2.5 typ	10	2 4#	200 160
	90	2N5038		20/100	12	1.5	0.5	12	60	140
	100	2N6284	2N6287	750/18k	10	2.5 typ	2.5 typ	10	4#	160
	140	MJ15003	MJ15004	25/150	5				2	250
	200	MJ13330		8/40	10	3.5	0.7	10	5 to 40	175
	250	MJ13331		8/40	10	3.5	0.7	10	5 to 40	175
	350	MJ10000 MJ10004 MJ13332		40/400 40/400 10/60	10 10 5	3 1.5 4	1.8 0.5 0.7	10 10 10	10# 10#	175 175 175
	400	MJ10001 MJ10005 MJ13100 MJ13333		40/400 40/400 8 min 10/60	10 10 15 5	3 1.5 3.5 4	1.8 0.5 0.5 0.7	10 10 15 10	10# 10#	175 175 175 175
	450	MJ10008 MJ13101 MJ13334 MJ16014 MJ16016 2N6837		30/300 8 min 10/60 5 min 7 min 10/30	10 15 5 20 20 15	2 3.5 4 2.7 2.2 2.5	0.6 0.5 0.7 0.35 0.25 0.25	10 15 10 20 20 15	8# 15	175 175 175 250 250 250
	500	MJ10009 MJ13335		30/300 10/60	10 5	2 4	0.6 0.7	10 10	8#	175 175
	750	MJ10024		50/600	20	5	1.8	10		250
	850	MJ10025		50/600	20	5	1.8	10		250

\*V<sub>BRICEX</sub> # I<sub>h tel</sub> @ 1 MHz

(continued)

## TO-204AA (FORMERLY TO-3)/TO-204AE (Type) (continued)

I <sub>C</sub> Cont Amps Max	V <sub>CE(sus)</sub> Volts Min	Device Type		h <sub>FE</sub> Min/Max	@ I <sub>C</sub> Amp	Resistive Switching			f <sub>T</sub> MHz	P <sub>D</sub> (Case) Watts @ 25°C
		NPN	PNP			t <sub>s</sub> μs	t <sub>r</sub> μs	@ I <sub>C</sub> Amp		
						Max	Max			
25	60	2N5885	2N5883	20/100	10	1	0.8	10	4	200
	80	2N5886	2N5884 2N6436	20/100 30/120	10 10	1 1	0.8 0.25	10 40	4 200	200
	100	2N6338	2N6437	30/120 30/120	10 10	1 1	0.25 0.25	10 40	40 200	200
	120	2N6339	2N6438	30/120 30/120	10 10	1 1	0.25 0.25	10 40	40 200	200
	140	2N6340		30/120	10	1	0.25	10	40	200
	150	2N6341		30/120	10	1	0.25	10	40	200
30	40	2N3771 2N5301	2N4398	15/60 15/60	15 15	2	1	10	2 2	150 200
	60	2N5302 MJ11012 2N6326	2N4399 MJ11011 2N6329	15/60 1k min 6/30	15 20 30	2	1	10	2 4# 3	200 200 200
	80	2N6327	2N6330	6/30	30				3	200
	90	MJ11014	MJ11013	1k min	20				4#	200
	100	2N6328 MJ802	2N6331 MJ4502	6/30 25/100	30 7.5				3 2	200 200
	120	MJ11016	MJ11015	1k min	20				4#	200
40	350	MJ10022●		50/600	10	2.5	0.9	20		250
	400	MJ10023●		50/600	10	2.5	0.9	20		250
50	60	2N5685● MJ11028●	2N5683● MJ11029●	15/60 400 min	25 50	0.5 typ	0.3 typ	25	2	300 300
	80	2N5686●	2N5684● 2N6377●	15/60 30/120	25 20	0.5 typ 0.8	0.3 typ 0.25	25 20	2 30	300 250
	90	MJ11030	MJ11031	400 min	50					300
	100	2N6274●	2N6378●	30/120	20	0.8	0.25	20	30	250
	120	2N6275● MJ11032●	2N6379● MJ11033●	30/120 400 min	20 50	0.8	0.25	20	30	250 300
	140	2N6276●		30/120	20	0.8	0.25	20	30	250
	150	2N6277●		30/120	20	0.8	0.25	20	30	250
	400	MJ10015●		10 min	40	2.5	1.0	20		250
	500	MJ10016●		10 min	40	2.5	1.0	20		250
	60	MJ14000●	MJ14001●	15/100	50					300
60	80	MJ14002●	MJ14003●	15/100	50					300
	200	MJ10020●		75 min	15	3.5	0.5	30		250
	250	MJ10021●		75 min	15	3.5	0.5	30		250

● Modified TO-3, 60 mil pins # I<sub>hfe</sub> @ 1MHz

## TO-205AA (TO-5) Package

CASE 31-03



STYLE 1:  
PIN 1. EMITTER  
2. BASE  
3. COLLECTOR

I <sub>C</sub> Cont Amps Max	V <sub>CE(sus)</sub> Volts Min	Device Type		h <sub>FE</sub> Min/Max	@ I <sub>C</sub> Amp	Resistive Switching			f <sub>T</sub> MHz Min	P <sub>D</sub> (Case) Watts @ 25°C
		NPN	PNP			t <sub>s</sub> μs	t <sub>r</sub> μs	@ I <sub>C</sub> Amp		
						Max	Max			
3	40		2N3719	25/180	1	0.4*		1	60	6
			2N3867	40/200	1.5	0.4*		1.5	60	6
	60		2N3720	25/180	1	0.4*		1	60	6
			2N3868	30/150	1.5	0.4*		1.5	60	6
			2N6303	30/150	1.5	0.4*		1.5	60	6

\* I<sub>off</sub>



## TO-205AD (TO-39) Package

CASE 79-02



STYLE 1:

- PIN 1. EMITTER  
2. BASE  
3. COLLECTOR

(Pin 3 connected to case)



I <sub>C</sub> Cont Amps Max	V <sub>CE0</sub> ( <i>t</i> <sub>st</sub> ) Volts Min	Device Type		h <sub>FE</sub> Min/Max	@ I <sub>C</sub> Amp	Resistive Switching			f <sub>T</sub> MHz Min	P <sub>D</sub> (Case) Watts @ 25°C
		NPN	PNP			t <sub>s</sub> μs Max	t <sub>f</sub> μs Max	@ I <sub>C</sub> Amp		
0.5	200		<b>MJ4645</b>	20 min	0.5	0.72*		0.05	40	5
	300		<b>MJ4646</b>	20 min	0.5	0.72*		0.05	40	5
	400		<b>MJ4647</b>	20 min	0.5	0.72*		0.05	30	5
4	60	<b>2N4877</b>		20/100	4	1.5	0.5	4	4	10
5	60		<b>MJ8100</b>	25/180	2	1	0.15	2	30	10
	80	<b>2N5336</b>	<b>2N6190</b>	30/120	2	2	0.2	2	30	6
		<b>2N5337</b>	<b>2N6191</b>	60/240	2	2	0.2	2	30	6
	100	<b>2N5338</b>	<b>2N6192</b>	30/120	2	2	0.2	2	30	10
		<b>2N5339</b>	<b>2N6193</b>	60/240	2	2	0.2	2	30	6

\* t<sub>off</sub>

## TO-210AA (TO-59) Package

CASE 160-03



STYLE 1:  
 PIN 1. EMITTER  
 2. BASE  
 3. COLLECTOR



I <sub>C</sub> Cont Amps Max	V <sub>CEO</sub> (sus) Volts Min	Device Type		hFE Min/Max	@ I <sub>C</sub> Amp	Resistive Switching			f <sub>T</sub> MHz Min	P <sub>D</sub> (Case) Watts @ 25°C
		NPN	PNP			t <sub>s</sub> μs Max	t <sub>r</sub> μs Max	@ I <sub>C</sub> Amp		
7	60		MJ6700	25/180	2	1	0.15	2	30	60
	80	2N5346		30/120	2	2	0.2	2	30	60
		2N5347		60/240	2	2	0.2	2	30	60
	100	2N5348		30/120	2	2	0.2	2	30	60
		2N5349		60/240	2	2	0.2	2	30	60
10	80		2N6186	30/120	2	2	0.2	2	30	60
			2N6187	60/240	2	2	0.2	2	30	60
			2N6188	30/120	2	2	0.2	2	30	60
	100		2N6189	60/240	2	2	0.2	2	30	60

# TO213AA (TO-66) Package

CASE 80-02




STYLE 1:  
PIN 1. BASE  
2. EMITTER  
CASE. COLLECTOR

I <sub>C</sub> Cont Amps Max	V <sub>CE0</sub> (sus) Volts Min	Device Type		hFE Min/Max	@ I <sub>C</sub> Amp	Resistive Switching			f <sub>T</sub> MHz	P <sub>D</sub> (Case) Watts @ 25°C
		NPN	PNP			t <sub>s</sub> μs	t <sub>r</sub> μs	@ I <sub>C</sub> Amp		
1	40		2N4898	20/100	0.5	0.6 typ	0.3 typ	0.5	3	25
	60		2N4899	20/100	0.5	0.6 typ	0.3 typ	0.5	3	25
	80	2N4912	2N4900	20/100	0.5	0.6 typ	0.3 typ	0.5	3	25
	175	2N3583	2N6420	40/200	0.5	2 typ	0.23 typ	0.5	10	35
	225	2N3738	2N6424	40/200	0.1	3 typ	0.3 typ	0.1	10	20
	250		2N5344	25/100	0.5	0.6	0.1	0.5	60	40
	300	2N3739	2N6425	40/200	0.1	3 typ	0.3 typ	0.1	10	20
			2N5345	25/100	0.5	0.6	0.1	0.5	60	40
2	125	2N5050		25/100	0.75	3.5	1.2	0.75	10	40
	150	2N5051		25/100	0.75	3.5	1.2	0.75	10	40
	200	2N5052		25/100	0.75	3.5	1.2	0.75	10	40
	225		2N6211	10/100	1	2.5	0.6	1	20	35
	250	2N3584	2N6421	25/100	1	4	3	1	10	35
	300		2N6212	10/100	1	2.5	0.6	1	20	35
			2N3585	25/100	1	4	3	1	10	35
			2N4240	30/150	0.75	6	3	0.75	15	35
	350		2N6213	10/100	1	2.5	0.6	1	20	35
				25/100	0.5				0.2	25
3	140	2N3441		25/100	0.5					
	60		2N3740,A	30/100	0.25	1.3 typ	0.27 typ	0.25	4	25
			2N6049	25/100	0.5	1 typ	0.3 typ	0.5	3	75
		2N3766		40/160	0.5	0.9 typ	0.09 typ	0.5	10	20
		2N6294	2N6296	750/18k	2	0.9 typ	0.7 typ	2	4#	50
	80		2N3741,A	30/100	0.25	1.3 typ	0.27 typ	0.25	4	25
4	60		2N3767	40/160	0.5	0.9 typ	0.09 typ	0.5	10	20
			2N6295	750/18k	2	0.9 typ	0.7 typ	2	4	50
			2N6297	750/18k	2	0.9 typ	0.7 typ	2	4	50
	80	2N4231A	2N6312	25/100	1.5	0.5 typ	0.2 typ	1.5	4	75
		2N4232A	2N6313	25/100	1.5	0.5 typ	0.2 typ	1.5	4	75
		2N4233A	2N6314	25/100	1.5	0.5 typ	0.2 typ	1.5	4	75
5	225	2N6233		25/125	1	3.5	0.5	1	20	50
	275	2N6234		25/125	1	3.5	0.5	1	20	50
	325	2N6235		25/125	1	3.5	0.5	1	20	50
	60	2N6315	2N6317	20/100	2.5	1	0.8	2.5	4	90
		2N5427		30/120	2	2	0.2	2	30	40
		2N5428		60/240	2	2	0.2	2	30	40
6	60	2N6316	2N6318	20/100	2.5	1	0.8	2.5	4	90
		2N5429		30/120	2	2	0.2	2	30	40
		2N5430		60/240	2	2	0.2	2	30	40
	250	2N6078		12/70	1.2	2.8	0.3	1.2	1	45
	275	2N6077		12/70	1.2	2.8	0.3	1.2	1	45
	275	2N6077		12/70	1.2	2.8	0.3	1.2	1	45
7	60	2N6300	2N6298	750/18k	4	1.5 typ	1.5 typ	4	4#	75
	80	2N6301	2N6299	750/18k	4	1.5 typ	1.5 typ	4	4#	75
	120	MJ3247	MJ3237	40 min	3	0.4 typ	0.18 typ	5	20	75
	150	MJ3248	MJ3238	40 min	3	0.4 typ	0.18 typ	5	20	75
8	80	2N6495		10/60	10	0.15 typ	0.05 typ	10	25	70

# 1hr @ 1MHz

## TO-225AA Package (Formerly TO-126)

CASE 77-04  
PLASTIC

STYLE 3  
PIN 1. BASE  
2. COLLECTOR  
3. EMITTER

STYLE 1  
PIN 1. EMITTER  
2. COLLECTOR  
3. BASE

I <sub>C</sub> Cont Amps Max	V <sub>CEO</sub> (sus) Volts Min	Device Type		hFE Min/Max	@ I <sub>C</sub> Amp	Resistive Switching			f <sub>T</sub> MHz	P <sub>D</sub> (Case) Watts @ 25°C
		NPN	PNP			I <sub>S</sub> μs Max	t <sub>r</sub> μs Max	@ I <sub>C</sub> Amp		
0.3	250	MJE3440		40/160	0.02				15	15
	350	MJE3439		40/160	0.02				15	15
0.5	150	MJE341		25/200	0.05				15	20.8
	200	MJE344		30/300	0.05				15	20.8
	250	2N5655		30/250	0.1	3.5 typ	0.24 typ	0.1	10	20
	300	MJE340	MJE350	30/240	0.05					
		2N5656		30/250	0.1	3.5 typ	0.24 typ	0.1	10	20.8
	350	2N5657		30/250	0.1	3.5 typ	0.24 typ	0.1	10	20
1	40	2N4921	2N4918	20/100	0.5	0.6 typ	0.3 typ	0.5	3	30
	60	2N4922	2N4919	20/100	0.5	0.6 typ	0.3 typ	0.5	3	30
	80	2N4923	2N4920	20/100	0.5	0.6 typ	0.3 typ	0.5	3	30
1.5	40	MJE720	MJE710	8 min	1					20
	60	MJE721	MJE711	8 min	1					20
	80	MJE722	MJE712	8 min	1					20
	300	MJE13002●		5/25	1	4	0.7	1	5	40
	400	MJE13003●		5/25	1	4	0.7	1	5	40
2	100	MJE270	MJE271	15k min	0.12				6	15
3	30	MJE520	MJE370	25 min	1					25
	40	MJE180	MJE170	50/250	0.1	0.6 typ	0.12 typ	0.1	50	12.5
	60	MJE181	MJE171	50/250	0.1	0.6 typ	0.12 typ	0.1	50	12.5
	80	MJE182	MJE172	50/250	0.1	0.6 typ	0.12 typ	0.1	50	12.5
4	40	MJE3300●	MJE3310●	1k min	1				20	15
		2N5190	2N5193	25/100	1.5	0.4 typ	0.4 typ	1.5	2	40
		MJE521	MJE371	40 min	1					40
		2N6037	2N6034	750/18k	2	1.7 typ	1.2 typ	2	25	40
	60	MJE3301●	MJE3311●	1k min	1				20	15
		2N5191	2N5194	25/100	1.5	0.4 typ	0.4 typ	1.5	2	40
		MJE800	MJE700	750 min	1.5				1	40
		MJE801	MJE701	750 min	2				1	40
		2N6038	2N6035	750/18k	2	1.7 typ	1.2 typ	2	25	40
	80	MJE3302●	MJE3312●	1k min	1				20	15
		2N5192	2N5195	25/100	1.5	0.4 typ	0.4 typ	1.5	2	40
		MJE802	MJE702	750 min	1.5				1	40
		MJE803	MJE703	750 min	2				1	40
		2N6039	2N6036	750/18k	2	1.7 typ	1.2 typ	2	25	40
	100	MJE243	MJE253	40/120	0.2	0.7 typ	0.08 typ	0.2	40	15
5	25	MJE200	MJE210	45/180	2	0.13 typ	0.035 typ	2	65	15

● Case 77 (Style 3)

# I<sub>hfe</sub> @ 1MHz



## TO-225AB Package (Formerly TO-127)


CASE 90-05  
PLASTIC

STYLE 2:  
PIN 1. EMITTER  
2. COLLECTOR  
3. BASE

I <sub>C</sub> Cont Amps Max	V <sub>CE</sub> (sust) Volts Min	Device Type		h <sub>FE</sub> Min/Max	@ I <sub>C</sub> Amp	Resistive Switching			f <sub>r</sub> MHz	P <sub>D</sub> (Case) Watts @ 25°C
						t <sub>s</sub> μs	t <sub>r</sub> μs	@ I <sub>C</sub> Amp		
		NPN	PNP			Max	Max			
5	40	2N5977	2N5974	20/120	2.5	0.45 typ	0.18 typ	2.5	2	75
	50	MJE205	MJE105	25/100	2					65
	60	MJE1100	MJE1090	750 min	3A				1	70
		MJE1101	MJE1091	750 min	4A				1	70
		2N5978	2N5975	25/100	2.5	0.55 typ	0.18 typ	2.5	2	75
	80	MJE1102	MJE1092	750 min	3A				1	70
MJE1103		MJE1093	750 min	4A				1	70	
2N5979		2N5976	20/120	2.5	0.45 typ	0.18 typ	2.5	2	75	
8	60	MJE6043	MJE6040	1k/20k	4	1.5 typ	1.5 typ	4	4#	75
	80	MJE6044	MJE6041	1k/20k	4	1.5 typ	1.5 typ	4	4#	75
	100	MJE6045	MJE6042	1k/20k	4	1.5 typ	1.5 typ	4	4#	75
10	60	MJE2901	MJE2901	25/100	3				2	90
	MJE3055	MJE2955	20/70	4						90
12	40	2N5989	2N5986	20/120	6	0.5 typ	0.25 typ	6	2	100
	60	2N5990	2N5987	20/120	6	0.5 typ	0.25 typ	6	2	100
	80	2N5991	2N5988	20/120	6	0.5 typ	0.25 typ	6	2	100
15	40	MJE1660	MJE1290	20/100	5				3	90
	60	MJE1661	MJE1291	20/100	5				3	90

# |h<sub>FE</sub>| @ 1 MHz

## CASE 152




STYLE 1:  
PIN 1. EMITTER  
2. BASE  
3. COLLECTOR

(COLLECTOR CONNECTED TO TAB)

Ic Cont Amps Max	VCE(Us) Volts Min	Device Type		hFE Min/Max	@ Ic Amp	Resistive Switching			f <sub>r</sub> MHz	P <sub>D</sub> (Case) Watts @ 25°C
		NPN	PNP			t <sub>s</sub> μs	t <sub>r</sub> μs	@ Ic Amp		
						Max	Max			
0.5	65	MPS-U31		10 min	0.1					10
	300	MPS-U10	MPS-U60	30 min	0.030				60	10
0.8	40	MPS-U02	MPS-U52	30 min	0.5				150	10
	120	MPS-U03		40 min	0.010				100	10
1	180	MPS-U04		40 min	0.010				100	10
2	30	MPS-U01	MPS-U51	50 min	1				50	10
	40	MPS-U01A	MPS-U51A	50 min	1				50	10
		MPS-U45	MPS-U95	4k min	1				100	10
	60	MPS-U05	MPS-U55	60 min	0.25				50	10
	80	MPS-U06	MPS-U56	60 min	0.25				50	10
	100	MPS-U07	MPS-U57	30 min	0.25				50	10

## TO-202AC Package

CASE 306-04



STYLE 1:  
PIN 1. EMITTER  
2. BASE  
3. COLLECTOR  
4. COLLECTOR


STYLE 3:  
PIN 1. BASE  
2. COLLECTOR  
3. EMITTER  
4. COLLECTOR

I <sub>C</sub> Cont Amps Max	V <sub>CEO</sub> (sus) Volts Min	Device Type		hFE Min/Max	@ I <sub>C</sub> Amp	Resistive Switching			f <sub>T</sub> MHz Min	P <sub>D</sub> (Case) Watts @ 25°C
		NPN	PNP			t <sub>s</sub> μs Max	t <sub>r</sub> μs Max	@ I <sub>C</sub> Amp		
0.1	250	D40N1 D40N2		30/90 60/180	0.02 0.02				50-80 50-80	6.25 6.25
	300	D40N3 D40N4		30/90 60/180	0.02 0.02				50-80 50-80	6.25 6.25
	30	D40C1 D40C2		10k/60k 40k min	0.2 0.2	0.35 typ 0.35 typ	0.8 typ 0.8 typ	1 1	75 typ 75 typ	6.25 6.25
	40	D40C4 D40C5		10k/60k 40k min	0.2 0.2	0.35 typ 0.35 typ	0.8 typ 0.8 typ	1 1	75 typ 75 typ	6.25 6.25
0.5	120	D40P1		40 min	0.08	2.5		0.08	50	6.25
	150	2N6591		40/200	0.1				35	10
	180	D40P3		40 min	0.08	2.5		0.08	50	6.25
	200	2N6592		30/200	0.1				35	10
	225	D40P5		40 min	0.08	2.5		0.08	50	6.25
	250	2N6557 MDS20 2N6593		40/180 40/250 30/200	0.03 0.03 0.1				45 60 35	10 10 10
	300	2N6558 MDS21	MDS60	40/180 30 min 40/250	0.03 0.03 0.03				45 60 60	10 10 10
	350	2N6559		40/180	0.03				45	10
	30	D40D1 D40D2	D41D1 D41D2	10 min 20 min	1 1	0.2 typ 0.2 typ	0.05 typ 0.05 typ	1 1	200 typ 200 typ	10 10
	45	D40D4 D40D5	D41D4 D41D5	10 min 10 min	1 1	0.2 typ 0.2 typ	0.05 typ 0.05 typ	1 1	200 typ 200 typ	10 10
	60	2N6551 D40D7 D40D8	2N6554 D41D7 D41D8	25 min 10 min 10 min	0.5 1 1	0.2 typ 0.2 typ	0.05 typ 0.05 typ	1 1 1	75 200 typ 200 typ	10 10 10
	75	D40D10 D40D11 D40D13 D40D14	D41D10 D41D11 D41D13 D41D14	10 min 10 min 50/150 50/150	1 1 0.1 0.1	0.2 typ 0.2 typ 0.2 typ	0.05 typ 0.05 typ 0.05 typ	1 1 1 1	200 typ 200 typ 200 typ 200 typ	10 10 10 10
1	80	2N6552	2N6555	25 min	0.5				75	10
	100	2N6553	2N6556	25 min	0.5				75	10
	30	D40E1 D40K1 D40K3	D41E1 D41K1 D41K3	10 min 1k min 1k min	1 1.5 1	0.4 typ	0.17 typ	1	230 typ 75 typ 75 typ	8 10 10
	40	2N6548 2N6549		5k min 3k min	1 1				100 100	10 10
	50	D40K2 D40K4	D41K2 D41K4	1k min 1k min	1.5 1				75 typ 75 typ	10 10
	60	D40E5 D40E7	D41E5 D41E7	10 min 10 min	1 1	0.4 typ 0.4 typ	0.17 typ 0.17 typ	1 1	230 typ 230 typ	8 8
3	40	MDS26†	MDS76†	30 min	1				50	12.5
	60	MDS27†	MDS77†	30 min	1				50	12.5

† Style 3.

# TO-218AC Package

CASE 340-01  
PLASTIC



STYLE 1:  
PIN 1. BASE  
2. COLLECTOR  
3. EMITTER  
4. COLLECTOR


IcCont Amps Max	VCEO(sus) Volts Min	Device Type		hFE Min/Max	@ Ic Amp	Resistive Switching			fT MHz	Pd (Case) Watts @ 25°C
		NPN	PNP			ts μs	tr μs	@ Ic Amp		
5	450	MJH16002		50 min	5	3.0	0.30	3.0		100
		MJH16004		7.0 min	5	2.7	0.35	3.0		100
500		MJH16002A		50 min	5	3.0	0.30	3.0		100
	450	MJH16006		50 min	8	2.5	0.25	5.0		125
500		MJH16008		7.0 min	8	2.2	0.25	5.0		125
		MJH16008A		50 min	8	2.5	0.25	5.0		125
10	40	TIP33	TIP34	20 min	3				3.0	80
	60	TIP33A	TIP34A	20 min	3				3.0	80
		TIP140	TIP145	500 min	10	2.5 typ	2.5 typ	5.0	4.0#	125
	80	TIP33B	TIP34B	20 min	3				3.0	80
		TIP141	TIP146	500 min	10	2.5 typ	2.5 typ	5.0	4.0#	125
	100	TIP33C	TIP34C	20 min	3				3.0	80
15		TIP142	TIP147	500 min	10	2.5 typ	2.5 typ	5.0	4.0#	125
	800	MJH16018		7.0 min	5	2.0 typ	0.5 typ	5.0		150
	60	TIP3055	TIP2955	5 min	10				2.5	80
	150	MJH11018*	MJH11017*	400/15K	10				3.0#	150
	200	MJH11020*	MJH11019*	400/15K	10				3.0#	150
	250	MJH11022*	MJH11021*	400/15K	10				3.0#	150
450		MJH16010		5.0 min	15	1.2	0.2	10		150
		MJH16012		7.0 min	15	9	0.15	10		150
	500	MJH16010A		5.0 min	15	3.0	0.4	10		150
16	100	MJE4340	MJE4350	15 min	8.0	1.2 typ	1.2 typ	8.0	1.0	125
	120	MJE4341	MJE4351	15 min	8.0	1.2 typ	1.2 typ	8.0	1.0	125
	140	MJE4342	MJE4352	15 min	8.0	1.2 typ	1.2 typ	8.0	1.0	125
	160	MJE4343	MJE4353	15 min	8.0	1.2 typ	1.2 typ	8.0	1.0	125
20	60	MJH6282*	MJH6285*	750/18K	10				4.0#	125
	80	MJH6283*	MJH6286*	750/18K	10				4.0#	125
	100	MJH6284*	MJH6287*	750/18K	10				4.0#	125
25	40	TIP35	TIP36	10/75	15	0.6 typ	0.3 typ	10	3.0	125
	60	TIP35A	TIP36A	10/75	15	0.6 typ	0.3 typ	10	3.0	125
	80	TIP35B	TIP36B	10/75	15	0.6 typ	0.3 typ	10	3.0	125
	100	TIP35C	TIP36C	10/75	15	0.6 typ	0.3 typ	10	3.0	125

# hFE @ 1MHz

\*To be introduced

## 1.2

## TO-220AB Package

CASE 221A-02  
PLASTIC

- STYLE 1  
PIN 1 BASE  
2. COLLECTOR  
3. EMITTER  
4. COLLECTOR

I <sub>C</sub> Cont Amps Max	V <sub>CEO</sub> (sus) Volts Min	Device Type		hFE Min/Max	@ I <sub>C</sub> Amp	Resistive Switching			f <sub>T</sub> MHz Min	P <sub>D</sub> (Case) Watts @ 25°C
		NPN	PNP			t <sub>s</sub> μs Max	t <sub>r</sub> μs Max	@ I <sub>C</sub> Amp		
0.5	40	TIP61	TIP62	15/100	0.5	0.9 typ	0.4 typ	0.5	3	15
	60	TIP61A	TIP62A	15/100	0.5	0.9 typ	0.4 typ	0.5	3	15
	80	TIP61B	TIP62B	15/100	0.5	0.9 typ	0.4 typ	0.5	3	15
	100	TIP61C	TIP62C	15/100	0.5	0.9 typ	0.4 typ	0.5	3	15
	350	MJE2360T MJE2361T		15 min 40 min	0.1 0.1				10 typ 10 typ	30 30
1	40	TIP29	TIP30	15/75	1	0.6 typ	0.3 typ	1	3	30
	60	TIP29A	TIP30A	15/75	1	0.6 typ	0.3 typ	1	3	30
	80	TIP29B	TIP30B	15/75	1	0.6 typ	0.3 typ	1	3	30
	100	TIP29C	TIP30C	15/75	1	0.6 typ	0.3 typ	1	3	30
	120	TIP29D	TIP30D	15/75	1	0.6 typ	0.3 typ	1	3	30
	140	TIP29E	TIP30E	15/75	1	0.6 typ	0.3 typ	1	3	30
	160	TIP29F	TIP30F	15/75	1	0.6 typ	0.3 typ	1	3	30
	250	TIP47		30/150	0.3	2 typ	0.18 typ	0.3	10	40
	300	TIP48	MJE5730	30/150	0.3	2 typ	0.18 typ	0.3	10	40
	350	TIP49	MJE5731	30/150	0.3	2 typ	0.18 typ	0.3	10	40
400	TIP50	MJE5732	30/150	0.3	2 typ	0.18 typ	0.3	10	40	
2	60	TIP110	TIP115	500 min	2	1.7 typ	1.3 typ	2	25#	50
	80	TIP111	TIP116	500 min	2	1.7 typ	1.3 typ	2	25#	50
	100	TIP112	TIP117	500 min	2	1.7 typ	1.3 typ	2	25#	50
2.5	700	MJE8500		7.5 min	0.5	4	2	1		65
	750	MJE1200T		1.1 min	2		1.0	2	4 typ	65
	800	MJE8501		7.5 min	0.5	4	2	1		65
3	40	TIP31	TIP32	25 min	1	0.6 typ	0.3 typ	1	3	40
	60	TIP31A	TIP32A	25 min	1	0.6 typ	0.3 typ	1	3	40
	80	TIP31B	TIP32B	25 min	1	0.6 typ	0.3 typ	1	3	40
	100	TIP31C	TIP32C	25 min	1	0.6 typ	0.3 typ	1	3	40
	120	TIP31D	TIP32D	25 min	1	0.6 typ	0.3 typ	1	3	40
	140	TIP31E	TIP32E	25 min	1	0.6 typ	0.3 typ	1	3	40
	160	TIP31F	TIP32F	25 min	1	0.6 typ	0.3 typ	1	3	40
4	45	2N6121	2N6124	25/100	1.5	0.4 typ	0.3 typ	1.5	2.5	40
	60	2N6122	2N6125	25/100	1.5	0.4 typ	0.3 typ	1.5	2.5	40
		MJE800T	MJE700T	750 min	1.5				1#	40
		MJE801T	MJE701T	750 min	2				1#	40
	80	2N6123	2N6126	20/80	1.5	0.4 typ	0.3 typ	1.5	2.5	40
		MJE802T	MJE702T	750 min	1.5				1#	40
		MJE803T	MJE703T	750 min	2				1#	40
	100	FT317	FT417	20 min	3	0.8 typ	0.5 typ	4	20	40
	120	FT317A	FT417A	20 min	3	0.8 typ	0.5 typ	4	20	40
	140	FT317B	FT417B	20 min	3	0.8 typ	0.5 typ	4	20	40
	300	MJE13004		6/30	3	3	0.7	3	4	60
	400	MJE13005		6/30	3	3	0.7	3	4	60
5	60	TIP120	TIP125	1k min	3	1.5 typ	1.5 typ	3	4#	65
	80	TIP121	TIP126	1k min	3	1.5 typ	1.5 typ	3	4#	65
	100	TIP122	TIP127	1k min	3	1.5 typ	1.5 typ	4	4#	75
	250	2N6497		10/75	2.5	1.8	0.8	2.5	5	80
	300	2N6498		10/75	2.5	1.8	0.8	2.5	5	80
	350	2N6499		10/75	2.5	1.8	0.8	2.5	5	80
	400	MJE13070		8 min	3	1.5	0.5	3		80
	450	MJE13071		8 min	3	1.5	0.5	3		80
		MJE16002		5 min	5	3	0.3	3		80
		MJE16004		7 min	5	2.7	0.35	3		80
700	MJE8502		7.5 min	1	4	2	2.5		80	
800	MJE8503		7.5 min	1	4	2	2.5		80	

\* f<sub>osc</sub> # f<sub>int</sub> @ 1 MHz

(continued)



## TO-220AB PACKAGE (continued)


1.2

IC Cont Amps Max	VCE(sus) Volts Min	Device Type		hFE Min/Max	@ IC Amp	Resistive Switching			fT MHz Min	P <sub>D</sub> (Case) Watts @ 25°C	
						I <sub>S</sub> μs	I <sub>T</sub> μs	@ IC Amp			
						Max	Max				
6	40	TIP41	TIP42	15/75	3	0.4 typ	0.15 typ	3	3	65	
	60	TIP41A	TIP42A	15/75	3	0.4 typ	0.15 typ	3	3	65	
	80	TIP41B	TIP42B	15/75	3	0.4 typ	0.15 typ	3	3	65	
	100	TIP41C	TIP42C	15/75	3	0.4 typ	0.15 typ	3	3	65	
	120	MJE5180 TIP41D	MJE5170 TIP42D	15/75 15/75	3 3	0.4 typ	0.15 typ	3	3	65 65	
	140	MJE5181 TIP41E	MJE5171 TIP42E	15/75 15/75	3 3	0.4 typ	0.15 typ	3	3	65 65	
	160	MJE5182 TIP41F	MJE5172 TIP42F	15/75 15/75	3 3	0.4 typ	0.15 typ	3	3	65 65	
7	30	2N6288	2N6111	30/150	3	0.4 typ	0.15 typ	3	4	40	
	40	2N6129	2N6132	20/100	2.5	0.4 typ	0.15 typ	3	2.5	50	
	50	2N6290	2N6109	30/150	2.5	0.4 typ	0.15 typ	3	4	40	
	60	2N6130	2N6133	20/100	2.5	0.4 typ	0.15 typ	3	2.5	50	
	70	2N6292	2N6107	30/150	3	0.4 typ	0.15 typ	3	4	40	
	80	2N6131	2N6134	20/100	2.5	0.4 typ	0.15 typ	3	2.5	50	
	150	BU407		30 min	1.5		0.75	5	10	60	
	200	BU406		30 min	1.5		0.75	5	10	60	
8	40	2N6386	2N6666	1k/20k	3				20#	65	
	60	2N6043 TIP100	2N6040 TIP105	1k/10k 1k/20k	4 3	1.5 typ 1.5 typ	1.5 typ 1.5 typ	3 3	4# 4#	75 80	
	80	2N6044 TIP101	2N6041 TIP106	1k/10k 1k/20k	4 3	1.5 typ 1.5 typ	1.5 typ 1.5 typ	3 3	4# 4#	75 80	
	100	2N6045 TIP102	2N6042 TIP107	1k/10k 1k/20k	3 3	1.5 typ 1.5 typ	1.5 typ 1.5 typ	3 3	4# 4#	75 80	
	120	MJE15028	MJE15029	20 min	4				30	50	
	150	MJE15030 BU807	MJE15031	20 min 100 min	4 5	0.55 typ	0.2 typ	5	30	50 60	
	200	BU806		100 min	5	0.55 typ	0.2 typ	5		60	
	300	MJE13006 MJE5740		5/30 200 min 15 min	5 4 2	3 8 typ 2	0.7 2 typ 0.5	5 6 4	4	80 80 80	
	350	MJE5741	MJE5850	200 min 15 min	4 2	8 typ 2	2 typ 0.5	6 4		80 80	
	400	MJE5742 MJE13007	MJE5851	200 min 5/30 15 min	4 5 2	8 typ 3 2	2 typ 0.7 0.5	6 5 4	4	80 80 80	
			MJE5852								
	10	30	D44H1 D44H2	D45H1 D45H2	20 min 40 min	4 4					50 50
		40	D44E1	D45E1	1000 min	5	2.0 typ	0.5 typ	10		50
45		D44H4 D44H5	D45H4 D45H5	20 min 40 min	4 4					50 50	
60		D44E2 D44H7 D44H8	D45E2 D45H7 D45H8	1000 min 20 min 40 min	5 4 4	2.0 typ	0.5 typ	10		50 50 50	
		TIP140T MJE2801T MJE3055T	TIP145T MJE2901T MJE2955T	500 min 25/100 20/70	10 3 4	2.5 typ	2.5 typ	5	4.0#	125 75 75	
		2N6387 SE9300	2N6667 SE9400	1k/20k 1k min	5 4				20# 1#	65 70	
80		D44E3 TIP141T	D45E3 TIP146T	1000 min 500 min	5 10	2.0 typ 2.5 typ	0.5 typ 2.5 typ	10 5	4.0#	50 125	
		2N6388 D44H10 D44H11 SE9301	2N6668 D45H10 D45H11 SE9401	40 min 1k/20k 20 min 40 min 1k min	4 5 4 4 4	0.5 typ 0.5 typ	0.14 typ 0.14 typ	5 5	20# 50 typ 50 typ	65 50 70	
100		TIP142T SE9302	TIP147T SE9402	500 min 1k min	10 4	2.5 typ	2.5 typ	5	4.0# 1#	125 70	
12		300	MJE13008		6/30	8	3	0.7	8	4	100
	400	MJE13009		6/30	8	3	0.7	8	4	100	
15	30	D44VH1	D45VH1	20 min	4	0.7	0.09	8	50 typ	83	
	40	2N6486	2N6489	20/150	5	0.6 typ	0.3 typ	5	5	75	
	45	D44VH4	D45VH4	20 min	4	0.5	0.09	8	50 typ	83	
	60	2N6487 D44VH7	2N6490 D45VH7	20/150 20 min	5 4	0.6 typ 0.5	0.3 typ 0.09	5 8	5 50 typ	75 83	
	80	2N6488 D44VH10	2N6491 D45VH10	20/150 20 min	5 4	0.6 typ 0.5	0.3 typ 0.09	5 8	5 50 typ	75 83	

\* t<sub>off</sub> # I<sub>hfe</sub> @ 1 MHz


## MO-040AA

CASE 346-01  
HIGH CURRENT PACKAGE



I <sub>C</sub> Cont Amps Max	V <sub>CE0</sub> (sus) Volts Min	Device Type		hFE Min/Max	@ I <sub>C</sub> Amps	t <sub>s</sub> μs Max	t <sub>r</sub> μs Max	@ I <sub>C</sub> Amps	P <sub>D</sub> (Case) Watts @ 25°C
		NPN	PNP						
50	850	MJ10050 MJ10051		40 min 40 min	50	100 10	35 5	50	500
	750	MJ10052		40 min	50	10	5	50	
100	450	MJ10100 MJ10101		60 min 60 min	100	25 3.75	10 1.25	100	
	350	MJ10102		60 min	100	3.75	1.25	100	
200	250	MJ10200 MJ10201		90 min 90 min	200	20 4	8 1.0	200	
	200	MJ10202		90 min	200	4	1	200	

CASE 353-01  
MEDIUM CURRENT PACKAGE



I <sub>C</sub> Cont Amps Max	V <sub>CE0</sub> (sus) Volts Min	Device Type		hFE Min/Max	@ I <sub>C</sub> Amps	t <sub>s</sub> μs Max	t <sub>r</sub> μs Max	@ I <sub>C</sub> Amps	P <sub>D</sub> (Case) Watts @ 25°C
		NPN	PNP						
25	850	MJ10041 MJ10042		25 min 35 min	25 25	10 100	5 35	25 25	250
	450	MJ10044 MJ10045		50 min 50 min	50 50	3.8 25	1.3 10	50 50	
100	250	MJ10047 MJ10048		75 min 75 min	100 100	4.0 20	1.0 8	100 100	

# Military Specified Power Transistors

IC Cont Amps	V <sub>CEO(sus)</sub> Volts	Device Type		hFE	Resistive Switching			f <sub>T</sub> MHz	P <sub>D</sub> (Case) Watts @ 25°C	Case JEDEC/MOT	
					@ I <sub>C</sub>	t <sub>s</sub> μs	t <sub>f</sub> μs				
		Max	Min		NPN / #	PNP / #	Min/Max				Amp
1	300	2N3739J./402A TX.TXV		40/200	0.1	3.5*		0.5	10	20	TO-213AA/80
3	40		2N3867J./350A TX.TXV	40/200	1.5	0.5	0.1	1.5	60	10	TO-205AA/31
			2N3867SJ.350A TX.TXV	40/200	1.5	0.5	0.1	1.5	60	10	TO-205AD/79
	60		2N3868J./350A TX.TXV	30/150	1.5	0.5	0.1	1.5	60	10	TO-205AA/31
			2N3868SJ./350A TX.TXV	30/150	1.5	.055	.035	1.5	60	5	TO-205AD/79
4	60		2N3740J./441A TX.TXV	30/100	0.25	1*		1	5	25	TO-213AA/80
		2N3766J./518 TX.TXV	40/160	0.5	2.5*		0.5	10	25	TO-213AA/80	
	80		2N3741J./441A TX.TXV	30/100	0.25	1*		1	5	25	TO-213AA/80
		2N3767J./518 TX.TXV	40/160	0.5	2.5*		0.5	10	25	TO-213AA/80	
8	60	2N6300J./540** TX.TXV	2N6298J./540** TX.TXV	750/18k	4	8*		4	25	75	TO-213AA/80
	80	2N6301J./540** TX.TXV	2N6299J./540** TX.TXV	750/18k	4	8*		4	25	75	TO-213AA/80
	250	2N6306J./498		15/75	3	3*		3	5	125	TO-204/1
	350	2N6308J./498		12/60	3	3*		3	5	125	TO-204/1
10	40	2N6383J./523** TX.TXV	2N6648J.527 TX.TXV	1k/20k	5	10*		5	20	100	TO-204/1
			2N6648J./527** TX.TXV	1k/20k	5	10*		5	50	85	TO-204/1
	60	2N3715J.408B TX.TXV	2N3791J./379B TX.TXV	30/120	3	2*		5	4	150	TO-204/1
		2N6384J./523** TX.TXV		1k/20k	5	10*		5	20	100	TO-204/1
			2N6649J./527 TX.TXV	1k/20k	5	10*		5	50	85	TO-204/1
	80	2N3716J./408B TX.TXV	2N3792J./379B TX.TXV	30/120	3	2*		5	4	150	TO-204/1
		2N6385J./523** TX.TXV		1k/20k	5	10*		5	20	100	TO-204/1
			2N6650J./527** TX.TXV	1k/20k	5	10*		5	50	85	TO-204/1

# MIL-S-19500 Detailed  
Spec. shown by  
Device Type

## I<sub>hrel</sub> @ 1MHz

\* t<sub>off</sub>

\*\* Consult  
Factory for  
qualification  
status.

(continued)

## MILITARY SPECIFIED POWER TRANSISTORS (continued)

I <sub>C</sub> Cont Amps	V <sub>CE(iss)</sub> Volts	Device Type		h <sub>FE</sub>	Resistive Switching				f <sub>T</sub> MHz	P <sub>D</sub> (Case) Watts	Case	
					@ I <sub>C</sub> Amp	t <sub>s</sub> μs		t <sub>f</sub> μs				
		NPN / #	PNP / #			Min/Max	Max	Max	Max	Amp		Min
12	80	2N6058J./502** TX.TXV	2N6051J./501** TX.TXV	1k/18k	6	10*			5	10	150	TO-204/1
	100	2N6059J./502** TX.TXV	2N6052J./501** TX.TXV	1k/18k	6	10*			5	10	150	TO-204/1
15	300	2N6546J./525 TX		12/60	5	4.7*			10	6	175	TO-204/1
	400	2N6547J./525 TX		12/60	5	4.7*			10	6	175	TO-204/1
20	75	2N5039J./439 TX.TXV**		30/150	2	2*			10	60	140	TO-204/1
	80	2N5303J./456A TX.TXV	2N5745J./433 TX.TXV	15/60	10	3*			10	2	200	TO-204/1
				1250/18k	10	10**			10	8	175	TO-204/1
	90	2N5038J./439 TX.TXV**		50/200	2	2*			12	60	140	TO-204/1
	100	2N6284J./504** TX.TXV	2N6287J./505 TX.TXV	1250/18k	10	10*			10	8	175	TO-204/1
25	100	2N6338J./509 TX.TXV**		30/120	10	1			10	40	200	TO-204/1
			2N6437J./508 TX.TXV**	30/120	10	1			10	40	200	TO-204/1
	120		2N6438J./509 TX.TXV**	30/120	10	1			10	40	200	TO-204/1
	150	2N6341J./509 TX.TXV**		30/120	10	1			10	40	200	TO-204/1
30	60	2N5302J./456A TX.TXV	2N4399J./433 TX.TXV	15/60	15	3*			10	2	200	TO-204/1
50	60	2N5685J./464 TX.TXV	2N5683J./466 TX.TXV	15/60	25	3*			25	2	300	TO-204/197 MOD
	80	2N5686J./464 TX.TXV	2N5684J./466 TX.TXV	15/60	25	3*			25	2	300	TO-204/197 MOD
	100	2N6274J./514 TX.TXV**	2N6378J./515 TX.TXV**	30/120	20	1.05*			20	30	250	TO-204/197 MOD
	120		2N6379J./515 TX.TXV**	30/120	20	1.05*			20	30	250	TO-204/197 MOD
	150	2N6277J./514 TX.TXV**		30/120	20	1.05*			20	30	250	TO-204/197

# MIL-S-19500 Detailed  
Spec. shown by  
Device Type

## |h<sub>FE</sub>| @ 1MHz

\* t<sub>off</sub>

\*\* Consult  
Factory for  
qualification  
status.

## Power Darlingtons

Ic Cont Amps Max	VCE(sat) Volts Min	Device Type		hFE Min/Max	@ Ic Amp	Resistive Switching			hfe  @ 1 MHz Min	PD (Case) Watts @ 25°C	Case JEDEC/MOT		
		NPN	PNP			ts μs Max	tr μs Max	@ Ic Amp					
0.5	30	D40C1		10k/60k	0.2	0.35 typ	0.8 typ	1	75 typ	10	TO-202/306		
		D40C2		40k min	0.2	0.35 typ	0.8 typ	1	75 typ	6.25			
	40	D40C4		10k/60k	0.2	0.35 typ	0.8 typ	1	75 typ	10	TO-202/306		
		D40C5		40k min	0.2	0.35 typ	0.8 typ	1	75 typ	6.25			
2	30	D40K1	D41K1	1k min	1.5				75 typ	10	TO-202/306		
			D41K3	1k min	1.5				75 typ	10			
	40	2N6548		5k min	1				100	10	TO-202/306		
		2N6549		3k min	1				100	10			
	60	MPS-U45	MPS-U95	4k min	1				100	10	TO-202/306		
	80	TIP110	TIP115	1k min	1	2 typ	1 typ	1	25	50	TO-220/221A		
		TIP111	TIP116	1k min	1	2 typ	1 typ	1	25	50			
100	TIP112	TIP117	1k min	1	2 typ	1 typ	1	25	50	TO-220/221A			
	MJE270	MJE271	1.5k min	0.12				6	25				
4	40	MJE3300	MJE3310	1k min	1				20	15	TO-225AA/77		
		2N6037	2N6034	750/1k	2	1.7 typ	1.2 typ	2	25	40			
	60	MJE3301	MJE3311	1k min	1				20	15	TO-225AA/77		
		MJE800	MJE700	750 min	1.5				1	40			
		MJE800T	MJE700T	750 min	1.5				1	40			
		MJE801	MJE701	750 min	2				1	40			
		MJE801T	MJE701T	750 min	2				1	40			
		2N6038	2N6035	750/18k	2	1.7 typ	1.2 typ	2	25	40			
		2N6294	2N6296	750/18k	2	0.9 typ	0.7 typ	2	4	50			
	80	MJE3302	MJE3312	1k min	1				20	15	TO-225AA/77		
		MJE802	MJE702	750 min	1.5				1	40			
		MJE802T	MJE702T	750 min	1.5				1	40			
		MJE803	MJE703	750 min	2				1	40			
		MJE803T	MJE703T	750 min	2				1	40			
		2N6039	2N6036	750/18k	2	1.7 typ	1.2 typ	2	25	40			
		2N6295	2N6297	750/18k	2	0.9 typ	0.7 typ	2	4	50			
	5	60	MJE1100	MJE1090	750 min	3A				1	70	TO-225AB/90	
			MJE1101	MJE1091	750 min	4A				1	70		
		80	TIP120	TIP125	1k min	3	1.5 typ	1.5 typ	3	4	65	TO-220/221A	
			MJE1102	MJE1092	750 min	3A				1	70		
		100	MJE1103	MJE1102	750 min	4A				1	70	TO-225AB/90	
			TIP121	TIP126	1k min	3	1.5 typ	1.5 typ	3	4	65		
300		TIP122	TIP127	1k min	3	1.5 typ	1.5 typ	3	4	65	TO-220/221A		
7	300	MJ3041		250 min	2.5					100	TO-204/1		
		MJ3042		250 min	2.5					100			
8	40	2N6386	2N6666	1k/20k	3				20	65	TO-220/221A		
		MJ1000	MJ900	1k min	3					90			
	60	TIP100	TIP105	1k/20k	3	1.5 typ	1.5 typ	3	4	80	TO-220/221A		
		2N6043	2N6040	1k/10k	4	1.5 typ	1.5 typ	3	4	75			
		2N6300	2N6298	750k/18k	4	1.5 typ	1.5 typ	4	4	75			
		2N6055	2N6053	750k/18k	4	1.5 typ	1.5 typ	4	4	100			
		MJE6043	MJE6040	1k/20k	4	1.5 typ	1.5 typ	4	2	75			
		80	MJ1001	MJ901	1k min	3						90	TO-204/11
			TIP101	TIP106	1k/20k	3	1.5 typ	1.5 typ	3	4		80	
	2N6044		2N6041	1k/10k	4	1.5 typ	1.5 typ	3	4	75			
	2N6301		2N6299	750k/18k	4	1.5 typ	1.5 typ	4	4	75			
	2N6056		2N6054	750k/18k	4	1.5 typ	1.5 typ	4	4	100			
	MJE6044		MJE6041	1k/20k	4	1.5 typ	1.5 typ	4	2	75			
	100		MJE6045	MJE6042	1k/20k	4	1.5 typ	1.5 typ	4	2	75	TO-225AB/90	
		TIP102	TIP107	1k/20k	3	1.5 typ	1.5 typ	3	4	80			
		2N6045	2N6042	1k/10k	4	1.5 typ	1.5 typ	3	4	75			
		150	BU807		100 min	5	0.55 typ	0.2 typ	5		60		TO-220/221A
			BU806		100 min	5	0.55 typ	0.2 typ	5		60		
		200	MJE5740		200/400	4	8 typ	2 typ	6		80		TO-220/221A
			MJE5741		200/400	4	8 typ	2 typ	6		80		
	350	MJE5742		200/400	4	8 typ	2 typ	6		80	TO-220/221A		
400	MJE10011		20 min	4				1	4	80	TO-204/1		
10	40	2N6383	2N6648	1k/20k	5				20	100	TO-204/11		
		D44E1	D45E1	1000 min	5	2.0 typ	0.5 typ	10		50			
	60	MJ3000	MJ2500	1k min	5					150	TO-204/1		
		2N6387	2N6667	1k/20k	5				20	65			
	100	2N6384	2N6649	1k/20k	5				20	100	TO-220/221A		
		D44E2	D45E2	1000 min	5	2.0 typ	0.5 typ	10		50			
	1400*	TIP140	TIP145	500 min	10	2.5 typ	2.5 typ	5	4	125	TO-218/340		
		TIP140T	TIP145T	500 min	10	2.5 typ	2.5 typ	5	4	125			



# POWER DARLINGTONS (continued)

1.2

I <sub>C</sub> Cont Amps Max	V <sub>CE(sat)</sub> Volts Min	Device Type		h <sub>FE</sub> Min/Max	@ I <sub>C</sub> Amp	Resistive Switching				h <sub>FE</sub>   @ 1 MHz Min	P <sub>D</sub> (Case) Watts @ 25°C	Case JEDEC/MOT
		NPN	PNP			t <sub>s</sub> μs Max	t <sub>r</sub> μs Max	@ I <sub>C</sub> Amp				
10	80	2N6388	2N6668	1k/20k	5				20	65	TO-220/221A	
		2N6385	2N6650	1k/20k	5				20	100	TO-204/11	
		D44E3	D45E3	1000 min	5	2.0 typ	0.5 typ	10	5	50	TO-220/221A	
		TIP141	TIP146	500 min	10	2.5 typ	2.5 typ	5	4	125	TO-218/340	
		TIP141T	TIP146T	500 min	10	2.5 typ	2.5 typ	5	4	125	TO-220/221A	
		TIP142	TIP147	500 min	10	2.5 typ	2.5 typ	5	4	125	TO-218/340	
	100	TIP142T	TIP147T	500 min	10	2.5 typ	2.5 typ	5	4	125	TO-220/221A	
		MJ10002		30/300	5	2.5	1	5	10	150	TO-204/1	
		MJ10006●		30/300	5	1.5	0.5	5	10	150	TO-204/1	
		MJ10003		30/300	5	2.5	1	5	10	150	TO-204/1	
		MJ10007●		30/300	5	1.5	0.5	5	10	150	TO-204/1	
		MJ10012		100/2k	6	15	15	6	175	TO-204/1		
12	60	MJ10013●		10/250	10	2.5	0.8	10		175	TO-204/1	
		MJ10014●		10/250	10	2.5	0.8	10		175	TO-204/1	
		2N6057	2N6050	750/18k	6	1.6 typ	1.5 typ	6	4	150	TO-204/1	
		80	2N6058	2N6051	750/18k	6	1.6 typ	1.5 typ	6	4	150	TO-204/1
		100	2N6059	2N6052	750/18k	6	1.6 typ	1.5 typ	6	150	TO-204/11	
		60	2N6576		2k/20k	4	2	7	10	10/200	TO-204/11	
	90	2N6577		2k/20k	4	2	7	10	10/200	120	TO-204/11	
		2N6578		2k/20k	4	2	7	10	10/200	120	TO-204/11	
		MJ11018	MJ11017	100 min	15				3#	175	TO-204/1	
		MJ11018	MJ11017	100 min	15				3	150	TO-218/340	
		MJ11020	MJ11019	100 min	15				3#	175	TO-204/1	
		MJ11020	MJ11019	100 min	15				3	150	TO-218/340	
15	200	MJ11022	MJ11021	100 min	15				3#	175	TO-204/1	
		MJ11022	MJ11021	100 min	15				3	150	TO-218/340	
		60	MJ4033	MJ4030	1k min	10				150	TO-204/1	
		80	MJ4034	MJ4031	1k min	10				150	TO-204/1	
		100	MJ4035	MJ4032	1k min	10				150	TO-204/1	
		60	2N6282	2N6285	750/18k	10	2.5 typ	2.5 typ	10	4	160	TO-204/1
	80	MJH6282	MJH6285	750/18k	10	2.5 typ	2.5 typ	10	4	125	TO-218/340	
		2N6283	2N6286	750/18k	10	2.5 typ	2.5 typ	10	4	160	TO-204/1	
		MJH6283	MJH6286	750/18k	10	2.5 typ	2.5 typ	10	4	125	TO-218/340	
		100	2N6284	2N6287	750/18k	10	2.5 typ	2.5 typ	10	4	160	TO-204/1
		MJH6284	MJH6287	750/18k	10	2.5 typ	2.5 typ	10	4	125	TO-218/340	
		350	MJ10000		40/400	10	3	1.8	10	175	TO-204/1	
20	400	MJ10004●		40/400	10	1.5	0.5	10	10	175	TO-204/1	
		MJ10001		40/400	10	3	1.8	10	10	175	TO-204/1	
		MJ10005●		40/400	10	1.5	0.5	10	10	175	TO-204/1	
		MJ10008●		30/300	10	2	0.6	10	8	175	TO-204/1	
		MJ10009●		30/300	10	2	0.6	10	8	175	TO-204/1	
		750	MJ10024		50/600	20	5	1.8	10	250	TO-204/1	
	850	MJ10025		50/600	20	5	1.8	10		250	TO-204/1	
		MJ10041●		25 min	25	10	5	25		250	— /353	
		MJ10042		35 min	25	100	35	25		250	— /353	
		60	MJ11012	MJ11011	1k min	20			4	200	TO-204/1	
		90	MJ11014	MJ11013	1k min	20			4	200	TO-204/1	
		120	MJ11016	MJ11015	1k min	20			4	200	TO-204/1	
40	350	MJ10022●		50/600	10	2.5	0.9	20		250	TO-204 Mod/197	
		MJ10023●		50/600	10	2.5	0.9	20		250	TO-204 Mod/197	
		60	MJ11028	MJ11029	400 min	50				300	TO-204 Mod/197	
		90	MJ11030	MJ11031	400 min	50				300	TO-204 Mod/197	
		120	MJ11032	MJ11033	400 min	50				300	TO-204 Mod/197	
		400	MJ10015●		10 min	40	2.5	0.5	20	10	250	TO-204 Mod/197
	450	MJ10044●		50 min	50	3.8	1.3	50		250	— /353	
		MJ10045		50 min	50	2.5	1.0	50		250	— /353	
		MJ10016●		10 min	40	2.5	0.5	20	10	250	TO-204 Mod/197	
		850	MJ10050		40 min	50	100	35	50	500	MO-040/346	
		MJ10051●		40 min	50	10	5	50		500	MO-040/346	
		200	MJ10020●		75/1k min	15	3.5	0.5	30		250	TO-204 Mod/197
60	250	MJ10021●		75/1k min	15	3.5	0.5	30		250	TO-204 Mod/197	
		MJ10047●		75 min	100	4.0	1.0	100		250	— /353	
		MJ10048●		75 min	100	20	8.0	100		250	— /353	
		450	MJ10100		60 min	100	25	10	100	500	MO-040/346	
		MJ10101●		60 min	100	3.75	1.25	100		500	MO-040/346	
		200	MJ10200		90 min	200	20	8	200	500	MO-040/346	
	250	MJ10201●		90 min	200	20	4	1	200	500	MO-040/346	

● Darlington with speed-up diode.

# Power Switching Transistors

$V_{CE0} < 200V$

(See next page for 200 Volts and greater.)

1.2

IC Cont Amps	VCE0(sust) Volts	Device Type		hFE	@ IC	Resistive Switching			f <sub>r</sub> MHz	P <sub>D</sub> (Case) Watts @ 25°C	Case	
						t <sub>s</sub> μs	t <sub>f</sub> μs	@ IC				
		NPN	PNP	Min/Max		Amp	Max	Max	Amp			Min
2	120	2N5050		25/100	0.75	3.5	1.2	0.75	10	40	TO-213AA/80	
	150	2N5051		25/100	0.75	3.5	1.2	0.75	10	40	TO-213AA/80	
3	40		2N3719 2N3867	25/180 40/200	2 2	0.4* 0.4*		1 1	60 60	6 6	TO-205AA/31 TO-205AA/31	
	60		2N3720 2N3868	25/180 30/150	2 2	0.4* 0.4*		1 1	60 60	6 6	TO-205AA/31 TO-205AA/31	
	80		2N6303	30/150	2	0.4*		1	60	6	TO-205AA/31	
	60	2N4877		20/100	4	1.5	0.5	4	30	10	TO-205AD/79	
5	60		MJ8100	25/180	2	1	0.15	2	30	10	TO-205AD/79	
	80	2N5337	2N6191	60/240	2	2	0.2	2	30	10	TO-205AD/79	
	100	2N5339	2N6193	60/240	2	2	0.2	2	30	10	TO-205AD/79	
7	60	2N6315	2N6317	20/100	2.5	1	0.8	2.5	4	90	TO-213AA/80	
	80	2N5428 2N5347 2N6316	2N6187 2N6318	60/240 60/240 20/100	2 2 2.5	2 2 1	0.2 0.2 0.8	2 2 2.5	30 30 4	60 60 90	TO-213AA/80 TO-210AA/160 TO-213AA/80	
	100	2N5430 2N5349	2N6189	60/240 60/240	2 2	2 2	0.2 0.2	2 2	30 30	60 60	TO-213AA/80 TO-210AA/160	
	60	2N3447		40/120	5	2	0.35	5	10	115	TO-204/11	
	80	2N3448		40/120	5	2	0.35	5	10	115	TO-204/11	
	8	120	MJ3247 MJ4247 MJE15028	MJ3237 MJ4237 MJE15029	40 min 40 min 20 min	3 3 4	0.4 typ 0.4 typ 0.4 typ	0.18 typ 0.18 typ 0.18 typ	5 5 5	20 20 30	75 90 50	TO-213AA/80 TO-204/11 TO-220/221A
		150	MJ3248 MJ4248 MJE15030	MJ3238 MJ4238 MJE15031	40 min 40 min 20 min	3 3 4	0.4 typ 0.4 typ 0.4 typ	0.18 typ 0.18 typ 0.18 typ	5 5 5	20 20 30	75 90 50	TO-213AA/80 TO-204/11 TO-220/221A
10		60		2N5877 2N5878 2N5876	25/180 20/100 20/100	2 4 4	1 1 1	0.15 0.8 4	2 4 4	30 150 150	TO-210AA/160 TO-204/11 TO-204/11	
15		60		2N5881 2N5882 2N5880	20/100 20/100 20/100	6 6 6	1 1 1	0.8 0.8 4	6 4 4	160 160 160	TO-204/11 TO-204/11 TO-204/11	
20	75	2N5039		20/100	10	1.5	0.5	10	60	140	TO-204/11	
	80	2N5303	2N5745	15/60	10	2	1	10	2	200	TO-204/11	
	90	2N5038		20/100	12	1.5	0.5	12	60	140	TO-204/11	
25	60	2N5885	2N5883	20/100	10	1	0.8	10	4	200	TO-204/11	
	80	2N5886	2N5884 2N6436	20/100 30/120	10 10	1 1	0.8 0.25	10 10	4 40	200 200	TO-204/11 TO-204/11	
	100	2N6338	2N6437	30/120 30/120	10 10	1 1	0.25 0.25	10 10	40 40	200 200	TO-204/11 TO-204/11	
	120	2N6339	2N6438	30/120 30/120	10 10	1 1	0.25 0.25	10 10	40 40	200 200	TO-204/11 TO-204/11	
	140	2N6340		30/120	10	1	0.25	10	40	200	TO-204/11	
	150	2N6341		30/120	10	1	0.25	10	40	200	TO-204/11	
	30	40	2N5301	2N4398	15/60	15	2	1	10	2	200	TO-204/11
30	60	2N5302	2N4399	15/60	15	2	1	10	2	200	TO-204/11	
	80		2N6377	30/120	20	0.8					TO-204 Mod/197	
	100	2N6274	2N6378	30/120	20	0.8	0.25	20	30	250	TO-204 Mod/197	
	120	2N6275	2N6379	30/120	20	0.8	0.25	20	30	250	TO-204 Mod/197	
	140	2N6276		30/120	20	0.8	0.25	20	30	250	TO-204 Mod/197	
	150	2N6277		30/120	20	0.8	0.25	20	30	250	TO-204 Mod/197	

\* t<sub>off</sub>

## Switchmode Power Transistors

 $V_{CE0} \geq 200V$ Devices are listed in descending order of  $V_{CE0(sus)}$ , and  $I_{CCont}$ 

$V_{CE0(sus)}$ Volts Min	$I_{CCont}$ Amps Max	$V_{CEV}$ Volts Min	Device Type NPN unless otherwise noted	$h_{FE}$ Min/Max	@ $I_C$ Amp	Resistive Switching			$t_r$ MHz Min	Case JEDEC/MOT
						$t_s$ $\mu s$ Max	$t_f$ $\mu s$ Max	@ $I_C$ Amp		
850	50	900	MJ10050H★	40 min	50	100	35	50		MO-040/346
		900	MJ10051H★	40 min	50	10	5	50		MO-040/346
	25	900	MJ10041H★	25 min	25	10	5	25		— /353
		900	MJ10042H★	35 min	25	100	35	25		— /353
	20	1200	MJ10025H★	50/600	20	5	1.8	10		TO-204/1
800	10	1400	MJ8505★	7.5 min	1.5	4	2	5		TO-204/1
		1500	MJ16018★	7.0 min	5.0	2.0 typ	0.9 typ	5.0		TO-204/1
		1500	MJH16018★	7.0 min	5.0	2.0 typ	0.9 typ	5.0		TO-218/340
	5	1400	MJ8503★	7.5 min	1	4	2	2.5		TO-204/1
		1400	MJE8503★	7.5 min	1.0	4	2	2.5		TO-220/221A
	2.5	1400	MJ8501★	7.5 min	0.5	4	2	1		TO-204/1
		1400	MJE8501★	7.5 min	0.5	4	2	1		TO-220/221A
750	50	900	MJ10052H★	40 min	50	10	5	50		MO-040/346
	20	1000	MJ10024H★	50/600	20	5	1.8	10		TO-204/1
	8	1500	MJ12005	5 min	5		1	5	4 typ	TO-204/1
	5	1500	MJ12004★	2.5 min	4.5		1	4.5	4 typ	TO-204/1
	4	1500	MJ12003	2.5 min	3		1	3	4 typ	TO-204/1
	2.5	1500	MJ12002★	1.1 min	2		1	2	4 typ	TO-204/1
		1500	MJE12007★	1.1 min	2		1	2	4 typ	TO-220/221A
700	10	1200	MJ8504★	7.5 min	1.5	4	2	5		TO-204/1
	8	1400	MJ10011H	20 min	4		1	4		TO-204/1
	5	1200	MJ8502★	7.5 min	1	4	2	2.5		TO-204/1
		1200	MJE8502★	7.5 min	1	4	2	2.5		TO-220/221A
		1500	BU2080	2.25 min	4.5		0.6 typ	4.5		TO-204/1
	2.5	1200	MJ8500★	7.5 min	0.5	4	2	1		TO-204/1
		1200	MJE8500★	7.5 min	0.5	4	2	1		TO-220/221A
600	15	700	MJ10014H★	10/250	10	2.5	0.8	10		TO-204/1
550		650	MJ10013H★	10/250	10	2.5	0.8	10		TO-204/1
500	50	750	MJ10016H★	10 min	40	2.5	1	20		TO-204 Mod/197
	20	600	MJ10009H★	30/300	10	2	0.6	10	8**	TO-204/1
		800	MJ13335★	10/60	5	4	0.7	10		TO-204/1
	15	1000	MJ16010A★	5.0 min	15.0	3.0	0.4	10.0		TO-218/340
		1000	MJH16010A★	5.0 min	15.0	3.0	0.4	10.0		TO-204/1
	8	1000	MJ16006A★	5.0 min	15.0	3.0	0.4	10.0		TO-218/340
		1000	MJH16006A★	5.0 min	15.0	3.0	0.4	10.0		TO-204/1
	5	1000	MJ16002A★	5.0 min	15.0	3.0	0.3	3.0		TO-218/340
		1000	MJH16002A★	5.0 min	15.0	3.0	0.3	3.0		TO-218/340
450	100	500	MJ10100H★	60 min	100	25	10	100		MO-040/346
		500	MJ10101H★	60 min	100	3.75	1.25	100		MO-040/346
	50	500	MJ10044H★	50 min	50.0	3.8	1.3	50.0		— /353
		500	MJ10045H★	50 min	50.0	25	10	50.0		— /353
	20	650	MJ10008H★	30/300	10	2	0.6	10	8**	TO-204/1
		750	MJ13101★	8 min	15	3.5	0.5	15		TO-204/1
		850	MJ13334★	10/60	5	4	0.7	10		TO-204/1
		850	2N6837★	10/30	15	2.5	2.5	15		TO-204/1
		850	MJ16014★	5 min	20	2.7	0.35	20		TO-204/197
		850	MJ16018★	7 min	20	2.2	0.25	20		TO-204/197
	15	750	MJ13091★	8 min	10	2.5	0.5	10		TO-204/1
		850	2N6836★	10/30	10.0	3.0	0.35	10.0	10	TO-204/1
		850	MJ12022★	5.0 min	15.0		0.1 typ	10.0		TO-204/1
		850	MJ16010★	5 min	15	1.2 typ	0.2 typ	10		TO-204/1
		850	MJ16012★	7 min	15	0.9 typ	0.15 typ	10		TO-204/1
		850	MJH16010★	5.0 min	15.0	1.2	0.2	10.0		TO-218/340
		850	MJH16012★	7.0 min	15.0	0.9	0.15	10.0		TO-218/340
	8	750	MJ13081★	8 min	5	1.5	0.5	5		TO-204/1
		850	2N6835★	7.5/3.0	5.0	2.5	0.25	5.0	10	TO-204/1
		850	MJ12021★	5.0 min	8.0		0.1 typ	8.0		TO-204/1
		850	MJ16006★	5 min	8	2.5	0.25	5		TO-204/1
		850	MJ16008★	7 min	8	2.2	0.25	5		TO-204/1
		850	MJH16006★	5.0 min	8.0	2.5	0.25	5.0		TO-218/340
		850	MJH16008★	7.0 min	8.0	2.2	0.25	5.0		TO-218/340

★ Designers Data Sheet characterization

# Darlington

## Darlington with speed-up diode

\*  $t_{off}$ \*\*  $t_{rise}$  @ 1MHz

(continued)

## SWITCHMODE POWER TRANSISTORS (continued)

 $V_{CE0} \geq 200V$ 

$V_{CE0(sus)}$ Volts Min	$I_c$ Cont Amps Max	$V_{CEV}$ Volts Min	Device Type NPN unless otherwise noted	$h_{FE}$ Min/Max	@ $I_c$ Amp	Resistive Switching			$f_T$ MHz Min	Case JEDEC/MOT
						$t_s$ $\mu s$ Max	$t_r$ $\mu s$ Max	@ $I_c$ Amp		
450	5	750	MJ13071*	8 min	3	1.5	0.5	3	15	TO-204/1
		750	MJE13071*	8 min	3	1.5	0.5	3		TO-220/221A
		850	2N6834*	10/30	3.0	2.7	0.35	3.0		TO-204/1
		850	MJ12020*	5.0 min	5.0		0.13 typ	3.0		TO-204/1
		850	MJ16002*	5 min	5	3	0.3	3		TO-204/1
		850	MJ16004*	8 min	3	2.7	0.35	3		TO-204/1
		850	MJE16002*	5 min	5	3	0.3	3		TO-220/221A
		850	MJE16004*	7 min	5	2.7	0.35	3		TO-220/221A
		850	MJH16002*	5.0 min	5.0	3.0	0.30	3.0		TO-218/340
		850	MJH16004*	7.0 min	5.0	2.7	0.35	3.0		TO-218/340
400	50	650	MJ10015##*	10 min	40	2.5	1	20		TO-204 Mod/197
	40	600	MJ10023##*	50/600	10	2.5	0.9	20		TO-204 Mod/197
	20	500	MJ10001#*	40/400	10	3	1.8	10	10**	TO-204/1
		500	MJ10003#*	40/400	10	1.5	0.5	10	10**	TO-204/1
		500	MJ13333*	10/60	5	4	0.7	10		TO-204/1
		650	MJ13100*	8 min	15	3.5	0.35	15		TO-204/1
		850	2N6547*	6/30	10	4	0.7	10	6 to 24	TO-204/1
	15	650	MJ13090*	8 min	10	2.5	0.5	10		TO-204/1
		650	2N6678	8 min	15	2.5	0.5	15	3	TO-204/1
	12	700	MJE13009*	6/30	8	3	0.7	8	4**	TO-220/221A
	10	950	MJ12010	4.2 min	5		1	5	6 typ	TO-204/1
		550	MJ10012#	100/2k	6	6	15	15	6	TO-204/1
		500	MJ10003#*	30/300	5	2.5	5	10**	5	TO-204/1
		500	MJ10007##*	30/300	5	1.1	0.25	5	10**	TO-204/1
	8	450	MJ13015*	8/20	5	2	0.5	5		TO-204/1
		850	2N6545*	7/35	5	4	1	5	6	TO-204/1
		800	MJE5742#	200/400	4	8 typ	2 typ	6		TO-220/221A
		700	MJ13007*	6/30	5	3	0.7	5	4	TO-220/221A
		650	MJ13080*	8 min	5	1.5	0.5	5		TO-204/1
	5	450	MJ6503-PNP*	15 min	2	2	0.5	4		TO-204/1
		450	MJE5852-PNP*	15 min	2	2	0.5	4		TO-220/221A
		850	2N6543*	7/35	3	4	0.8	3	6	TO-204/1
		650	MJ13070*	8 min	3	1.5	0.5	3		TO-204/1
		650	MJ13070*	8 min	3	1.5	0.5	3		TO-220/221A
	4	700	MJ13005*	6/30	3	3	0.7	3	4	TO-220/221A
	1.5	700	MJ13003*	5/25	1	4	0.7	1	5	TO-225AA/77R
	0.5	400	MJ4647-PNP	20 min	0.5	0.72*		0.05	40	TO-205AD/79
350	100	500	MJ10102##*	60 min	100	3.75	1.25	100		MO-040/346
	40	450	MJ10022##*	50/600	10	2.5	0.9	20		TO-204 Mod/197
	20	450	MJ10000#*	40/400	10	3	1.8	10	10**	TO-204/1
		450	MJ10004##*	40/400	10	1.5	0.5	10	10**	TO-204/1
		450	MJ13332*	10/60	5	4	0.7	10		TO-204/1
350	15	550	2N6677	8 min	15	2.5	0.5	15	3	TO-204/1
		375	2N6251	6/50	10	3.5	1	10	2.5	TO-204/1
	10	450	MJ10002#*	30/300	5	2.5	1	5	10**	TO-204/1
		450	MJ10006##*	30/300	5	1.5	0.5	5	10**	TO-204/1
		400	MJ13014*	8/20	5	2	0.5	5		TO-204/1
	8	700	2N6308	12/60	3	1.6	0.4	5	5	TO-204/1
		700	MJE5741#	200/400	4	8 typ	2 typ	6		TO-220/221A
		400	MJE5851-PNP	15 min	2	2	0.5	4		TO-220/221A
	5	450	2N6499	10/75	2.5	1.8	0.8	2.5	5	TO-220/221A
	3	375	2N5840	10/50	2	3	1.5	2	5	TO-204/1
	2	400	2N6213PNP	10/100	1	2.5	0.6	1	4	TO-213AA/80
325	5	700	MJ3030	3.75 min	3		1	3		TO-204/1
	350	2N6235	25/125	1	3.5	0.5	1	20		TO-213AA/80
300	15	650	2N6546*	6/30	10	4	0.7	10	6 to 24	TO-204/1
	15	450	2N6676	8 min	15	2.5	0.5	15	3	TO-204/1
	12	600	MJE13008*	6/30	8	3	0.7	8	4**	TO-220/221A
	8	650	2N6544*	7/35	5	4	1	5	6	TO-204/1
		600	2N6307	15/75	3	1.6	0.4	3	5	TO-204/1
		600	MJE13006*	6/30	5	3	0.7	5	4	TO-220/221A
		600	MJE5740	200/400	4	8 typ	2 typ	6		TO-220/221A
	350	MJE5850-PNP*	15 min	2	2	2	0.5	4		TO-220/221A

\*Designers Data Sheet characterization

# Darlington

## Darlington with speed-up diode

\*  $t_{off}$ \*\*  $I_{hfe}$  @ 1MHz

(continued)

## SWITCHMODE POWER TRANSISTORS (continued)

 $V_{CE0} \geq 200V$ 

$V_{CE0(sus)}$ Volts Min	$I_C$ Cont Amps Max	$V_{CEV}$ Volts Min	Device Type NPN unless otherwise noted	$h_{FE}$ Min/Max	@ $I_C$ Amp	Resistive Switching			$f_T$ MHz Min	Case JEDEC/MOT
						$t_s$ $\mu s$ Max	$t_f$ $\mu s$ Max	@ $I_C$ Amp		
300	7	275	2N6077	12/70	1.2	2.8	0.3	1.2	7	TO-213AA/80
	5	650	2N6542*	7/35	3	4	0.8	3	6	TO-204/1
	400	400	2N6498	10/75	2.5	1.8	0.8	2.5	5	TO-220/221A
	4	600	MJE13004*	6/30	3	3	0.7	3	4	TO-220/221A
	2	500	2N3585	25/100	1	4	3	1	10	TO-213AA/80
	500	500	2N6422-PNP	25/100	1	4	3	1	10	TO-213AA/80
	350	350	2N6212-PNP	10/100	1	2.5	0.6	1	4	TO-213AA/80
	1.5	600	MJE13002*	5/25	1	4	0.7	1	5	TO-225AA/77R
	1	300	2N5345-PNP	25/100	0.5	0.6	0.1	0.5	60	TO-213AA/80
	0.5	300	MJ4646-PNP	20 min	0.5	0.72*		0.05	40	TO-205AD/79
275	15	300	2N6250	8/50	10	3.5	1	10	2.5	TO-204/1
	7	275	2N6078	12/70	1.2	2.8	0.3	1.2	7	TO-213AA/80
	5	275	2N6234	25/125	1	3.5	0.5	1	20	TO-213AA/80
	3	300	2N5839	10/50	2	3.75	1.5	2	5	TO-204/1
	200	300	MJ10200**	90 min	200	20	8	20		MO-040/346
250	300	300	MJ10201**	90 min	200	4	1	200		MO-040/346
	100	300	MJ10047**	75 min	100.0	4.0	1.0	100		— /353
	300	300	MJ10048**	75 min	100.0	2.0	8	100		— /353
	60	350	MJ10021**	25 min	30	3.5	0.5	30		TO-204 Mod/197
	20	450	MJ13331*	8/40	10	3.5	0.7	10	5/40	TO-204/1
	15	250	MJ11021#PNP	100 min	15				3#	TO-204/1
	250	250	MJ11022#	100 min	15				3#	TO-204/1
	8	500	2N6306	15/75	3	1.6	0.4	3	5	TO-204/1
	400	400	MJ6502-PNP*	15 min	2	2	0.5	4		TO-204/1
	5	500	MJ3029	30 min	0.4		1	3		TO-204/11
	350	350	2N6497	10/75	2.5	1.8	0.8	2.5	5	TO-220/221A
	3	275	2N5838	10/50	2	3	1.5	3	5	TO-204/11
	2	375	2N3584	25/100	1	4	3	1	10	TO-213AA/80
	375	375	2N6421-PNP	25/100	1	4	3	1	10	TO-213AA/80
	1	250	2N5344-PNP	25/100	0.5	0.6	0.1	0.5	60	TO-213AA/80
225	2	275	2N6211	10/100	1	2.5	0.6	1	20	TO-213AA/80
200	200	300	MJ10202**	90 min	200	4	1	200		MO-040/346
	60	300	MJ10020**	25 min	30	3.5	0.5	30		TO-204 Mod/197
	20	400	MJ13330*	8/40	10	3.5	0.7	10	5/40	TO-204/11
	15	225	2N6249	10/50	10	3.5	1	10	2.5	TO-204/11
	200	200	MJ11019#PNP	100 min	15				3#	TO-204/1
	200	200	MJ11020#	100 min	15				3#	TO-204/1
	2	200	2N5052	25/100	0.75	3.5	1.2	0.75	10	TO-213AA/80
	0.5	200	MJ4645-PNP	20 min	0.5	0.72*		0.05	40	TO-205AA/79

\* Designers Data Sheet characterization

# Darlington

## Darlington with speed-up diode

\*  $t_{off}$ \*\*  $I_{hrel}$  @ 1MHz



# POWER TRANSISTOR

1.3

## Data Sheets

The following power transistor data sheets are arranged in alphanumeric sequence except in such instances where a particular data sheet may contain information applying to more than one transistor — e.g. 2N4398, 2N4399, 2N5745. To determine if a particular device type is covered by a data sheet in this section, please refer to the alphanumeric listing of the Index and Cross Reference on page 1-2.

# 2N3054 2N3054A



**MOTOROLA**

1.3

## MEDIUM-POWER NPN SILICON TRANSISTORS

... designed for general purpose switching and amplifier applications.

- Excellent Safe Operating Area
- DC Current Gain Specified to 3.0 Amperes
- Complement to PNP Type 2N6049 or 2N4912

### \*MAXIMUM RATINGS


Rating	Symbol	2N3054A	2N3054	Unit
Collector-Emitter Voltage	$V_{CE0}$	55		Vdc
Collector-Emitter Voltage ( $R_{BE} = 100 \Omega$ )	$V_{CER}$	60		Vdc
Collector-Base Voltage	$V_{CB}$	90		Vdc
Emitter-Base Voltage	$V_{EB}$	7.0		Vdc
Collector Current — Continuous	$I_C$	4.0		Adc
Peak		$10^{**}$		
Base Current	$I_B$	2.0		Adc
Total Device Dissipation @ $T_C = 25^\circ C$	$P_D$	75	25	Watts
Derate above $25^\circ C$		0.43	0.143	W/ $^\circ C$
Operating and Storage Junction, Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ C$

\*Indicates JEDEC Registered Data

\*\*Addition to JEDEC Registered Data

### THERMAL CHARACTERISTICS


Characteristic	Symbol	2N3054A	2N3054	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.33	7.0	$^\circ C/W$





4 AMPERE

## POWER TRANSISTORS NPN SILICON

55 VOLTS  
25 WATTS — 2N3054  
75 WATTS — 2N3054A



STYLE 1:  
PIN 1. BASE  
2. EMITTER  
CASE. COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02  
TO-66

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>*OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 100$ mAdc, $I_B = 0$ )	$V_{CE(sus)}$	55	—	Vdc
Collector-Emitter Sustaining Voltage (1) ( $I_C = 100$ mAdc, $R_{BE} = 100 \Omega$ )	$V_{CE(sus)}$	60	—	Vdc
Collector Cutoff Current ( $V_{CE} = 30$ Vdc, $I_B = 0$ )	$I_{CEO}$	—	500	$\mu$ Adc
Collector Cutoff Current ( $V_{CE} = 90$ Vdc, $V_{BE(off)} = 1.5$ Vdc) ( $V_{CE} = 90$ Vdc, $V_{BE(off)} = 1.5$ Vdc, $T_C = 150^\circ$ C)	$I_{CEX}$	—	1.0 6.0	mAdc
Emitter Cutoff Current ( $V_{BE} = 7.0$ Vdc, $I_C = 0$ )	$I_{EBO}$	—	1.0	mAdc

**\*ON CHARACTERISTICS (1)**

DC Current Gain ( $I_C = 0.5$ Adc, $V_{CE} = 4.0$ Vdc) ( $I_C = 3.0$ Adc, $V_{CE} = 4.0$ Vdc)	$h_{FE}$	25 5.0	150 —	—
Collector-Emitter Saturation Voltage ( $I_C = 500$ mAdc, $I_B = 50$ mAdc) ( $I_C = 3.0$ Adc, $I_B = 1.0$ Adc)	$V_{CE(sat)}$	—	1.0 6.0	Vdc
Base-Emitter On Voltage ( $I_C = 500$ mAdc, $V_{CE} = 4.0$ Vdc)	$V_{BE(on)}$	—	1.7	Vdc

**DYNAMIC CHARACTERISTICS**

Current-Gain-Bandwidth Product ( $I_C = 200$ mAdc, $V_{CE} = 10$ Vdc)	$f_T$	3.0	—	MHz
*Small-Signal Current Gain ( $I_C = 100$ mAdc, $V_{CE} = 4.0$ Vdc, $f = 1.0$ kHz)	$h_{fe}$	25	180	—
*Common-Emitter Cutoff Frequency ( $I_C = 100$ mAdc, $V_{CE} = 4.0$ Vdc)	$f_{hfe}$	30	—	kHz

\*Indicates JEDEC Registered Data

(1) Pulse test: Pulse Width  $\leq 300 \mu$ s, Duty Cycle  $\leq 2.0\%$ 

FIGURE 2 — SWITCHING TIME EQUIVALENT TEST CIRCUIT




FIGURE 3 — TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_J(pk) = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) < 200^\circ\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME




FIGURE 7 – CAPACITANCE




FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – TEMPERATURE COEFFICIENTS




FIGURE 11 – "ON" VOLTAGES




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – EFFECTS OF BASE-EMITTER RESISTANCE





**NPN**  
**2N3055**

**PNP**  
**MJ2955**



**MOTOROLA**

**1.3**

# COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for general-purpose switching and amplifier applications.

- DC Current Gain —  $h_{FE} = 20-70$  @  $I_C = 4$  Adc
- Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 1.1$  Vdc (Max) @  $I_C = 4$  Adc
- Excellent Safe Operating Area


## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	Vdc
Collector-Emitter Voltage	$V_{CER}$	70	Vdc
Collector-Base Voltage	$V_{CB}$	100	Vdc
Emitter-Base Voltage	$V_{EB}$	7	Vdc
Collector Current — Continuous	$I_C$	15	Aadc
Base Current	$I_B$	7	Aadc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	115 0.657	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200	$^\circ\text{C}$

## THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.52	$^\circ\text{C/W}$

**FIGURE 1 — POWER DERATING**



# 15 AMPERE POWER TRANSISTORS COMPLEMENTARY SILICON

60 VOLTS  
115 WATTS



NOTE:  
1. DIM "D" IS DIA.

STYLE 1:  
PIN 1: BASE  
2: EMITTER  
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.  
CASE 11-01  
(TO-3)

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>*OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 200\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	60	—	Vdc
Collector-Emitter Sustaining Voltage (1) ( $I_C = 200\text{ mA}$ , $R_{BE} = 100\text{ Ohms}$ )	$V_{CER(sus)}$	70	—	Vdc
Collector Cutoff Current ( $V_{CE} = 30\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	—	0.7	mA
Collector Cutoff Current ( $V_{CE} = 100\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 100\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	—	1.0 5.0	mA
Emitter Cutoff Current ( $V_{BE} = 7.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	5.0	mA

**\*ON CHARACTERISTICS (1)**

DC Current Gain ( $I_C = 4.0\text{ A}$ , $V_{CE} = 4.0\text{ Vdc}$ ) ( $I_C = 10\text{ A}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$h_{FE}$	20 5.0	70 —	—
Collector-Emitter Saturation Voltage ( $I_C = 4.0\text{ A}$ , $I_B = 400\text{ mA}$ ) ( $I_C = 10\text{ A}$ , $I_B = 3.3\text{ A}$ )	$V_{CE(sat)}$	—	1.1 3.0	Vdc
Base-Emitter On Voltage ( $I_C = 4.0\text{ A}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$V_{BE(on)}$	—	1.5	Vdc

**SECOND BREAKDOWN**

Second Breakdown Collector Current with Base Forward Biased ( $V_{CE} = 40\text{ Vdc}$ , $t = 1.0\text{ s}$ ; Nonrepetitive)	$I_{S/B}$	2.87	—	A
---	-----------	------	---	---


**DYNAMIC CHARACTERISTICS**

Current Gain — Bandwidth Product ( $I_C = 0.5\text{ A}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1.0\text{ MHz}$ )	$f_T$	2.5	—	MHz
*Small-Signal Current Gain ( $I_C = 1.0\text{ A}$ , $V_{CE} = 4.0\text{ Vdc}$ , $f = 1.0\text{ kHz}$ )	$h_{fe}$	15	120	—
*Small-Signal Current Gain Cutoff Frequency ( $V_{CE} = 4.0\text{ Vdc}$ , $I_C = 1.0\text{ A}$ , $f = 1.0\text{ kHz}$ )	$f_{hfe}$	10	—	kHz

\* Indicates Within JEDEC Registration. (2N3055)

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

FIGURE 2 — ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 2 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(p_k)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated for temperature according to Figure 1.

# 2N3055 NPN/MJ2955 PNP

1.3

NPN  
2N3055

PNP  
MJ2955

FIGURE 3 – DC CURRENT GAIN





FIGURE 4 – COLLECTOR SATURATION REGION







FIGURE 5 – "ON" VOLTAGES





# MOTOROLA

**NPN**  
**2N3055A · MJ15015**  
**PNP**  
**MJ2955A · MJ15016**

**1.3**

## COMPLEMENTARY SILICON HIGH-POWER TRANSISTORS

... PowerBase complementary transistors designed for high power audio, stepping motor and other linear applications. These devices can also be used in power switching circuits such as relay or solenoid drivers, dc-to-dc converters, inverters, or for inductive loads requiring higher safe operating area than the 2N3055 and MJ2955.

- Current-Gain — Bandwidth-Product @  $I_C = 1.0$  A dc  
 $f_T = 0.8$  MHz (Min) — NPN  
 $= 2.2$  MHz (Min) — PNP
- Safe Operating Area — Rated to 60 V and 120 V, Respectively

### \*MAXIMUM RATINGS


Rating	Symbol	2N3055A MJ2955A	MJ15015 MJ15016	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	120	Vdc
Collector-Base Voltage	$V_{CBO}$	100	200	Vdc
Collector-Emitter Voltage Base Reversed Biased	$V_{CEV}$	100	200	Vdc
Emitter-Base Voltage	$V_{EBO}$	7.0		Vdc
Collector Current — Continuous	$I_C$		15	A dc
Base Current	$I_B$		7.0	A dc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	115 0.65	180 1.03	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	1.52	0.98	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data (2N3055A)


FIGURE 1 — POWER DERATING



15 AMPERE

## COMPLEMENTARY SILICON POWER TRANSISTORS

60, 120 VOLTS  
 115, 180 WATTS



### NOTES:

1. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204A OUTLINE SHALL APPLY.
2. 001-02 OBSOLETE, NEW STANDARD 011-01.
3. 001-01 OBSOLETE, NEW STANDARD 001-03.
4. DIAMETER V AND SURFACE W ARE DATUMS.
5. POSITIONAL TOLERANCE FOR HOLE Q:  
 $\varnothing 0.25 (0.010) \varnothing 0.10 (0.004)$
6. POSITIONAL TOLERANCE FOR LEADS:  
 $\varnothing 0.10 (0.010) \varnothing 0.10 (0.004)$

DIM	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	21.08	—	0.830	—
C	6.34	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.32 BSC	—	0.409 BSC	—
H	5.40 BSC	—	0.213 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	28.57	—	1.090
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.150	0.165

CASE 1-04  
 TO-204A

**NPN 2N3055A, MJ15015**  
**PNP MJ2955A, MJ15016**

1.3

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted).

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS (1)</b>				
*Collector-Emitter Sustaining Voltage ( $I_C = 200\text{ mA dc}$ , $I_B = 0$ )	$V_{CE(sus)}$	60 120	— —	Vdc
Collector Cutoff Current ( $V_{CE} = 30\text{ Vdc}$ , $V_{BE(off)} = 0\text{ Vdc}$ ) ( $V_{CE} = 60\text{ Vdc}$ , $V_{BE(off)} = 0\text{ Vdc}$ )	$I_{CEO}$	— —	0.7 0.1	mA dc
*Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ )	$I_{CEV}$	— —	5.0 1.0	mA dc
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEV}$	— —	30 6.0	mA dc
*Emitter Cutoff Current ( $V_{EB} = 7.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	— —	5.0 0.2	mA dc

**\*SECOND BREAKDOWN**

Second Breakdown Collector Current with Base Forward Biased ( $t = 0.5\text{ s non-repetitive}$ ) ( $V_{CE} = 60\text{ Vdc}$ )	$I_{S/b}$	1.95 3.0	— —	A dc
--	-----------	-------------	--------	------

**\*ON CHARACTERISTICS (1)**

DC Current Gain ( $I_C = 4.0\text{ A dc}$ , $V_{CE} = 2.0\text{ Vdc}$ ) ( $I_C = 4.0\text{ A dc}$ , $V_{CE} = 4.0\text{ Vdc}$ ) ( $I_C = 10\text{ A dc}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$h_{FE}$	10 20 5.0	70 70 —	—
Collector-Emitter Saturation Voltage ( $I_C = 4.0\text{ A dc}$ , $I_B = 400\text{ mA dc}$ ) ( $I_C = 10\text{ A dc}$ , $I_B = 3.3\text{ A dc}$ ) ( $I_C = 15\text{ A dc}$ , $I_B = 7.0\text{ A dc}$ )	$V_{CE(sat)}$	— — —	1.1 3.0 5.0	Vdc
Base-Emitter On Voltage ( $I_C = 4.0\text{ A dc}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$V_{BE(on)}$	0.7	1.8	Vdc

**\*DYNAMIC CHARACTERISTICS**

Current-Gain-Bandwidth Product ( $I_C = 1.0\text{ A dc}$ , $V_{CE} = 4.0\text{ Vdc}$ , $f = 1.0\text{ MHz}$ )	$f_T$	0.8 2.2	6.0 18	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 1.0\text{ MHz}$ )	$C_{ob}$	60	600	pF

**\*SWITCHING CHARACTERISTICS (2N3055A only)**

RESISTIVE LOAD				
Delay Time	(V <sub>CC</sub> = 30 Vdc, I <sub>C</sub> = 4.0 A dc, I <sub>B1</sub> = I <sub>B2</sub> = 0.4 A dc, t <sub>p</sub> = 25 μs Duty Cycle ≤ 2%)	t <sub>d</sub>	—	0.5 μs
Rise Time		t <sub>r</sub>	—	4.0 μs
Storage Time		t <sub>s</sub>	—	3.0 μs
Fall Time		t <sub>f</sub>	—	6.0 μs

(1) Pulse Test: Pulse Width = 300 μs, Duty Cycle ≤ 2%.

\*Indicates JEDEC Registered Data (2N3055A)



NPN 2N3055A, MJ15015  
PNP MJ2955A, MJ15016

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – COLLECTOR SATURATION REGION




FIGURE 4 – "ON" VOLTAGES




FIGURE 5 – CURRENT-GAIN-BANDWIDTH PRODUCT




FIGURE 6 – SWITCHING TIMES TEST CIRCUIT  
(Circuit shown is for NPN)





FIGURE 7 – TURN-ON TIME



**NPN 2N3055A, MJ15015**  
**PNP MJ2955A, MJ15016**

1.3

FIGURE 8 – TURN-OFF TIMES







FIGURE 9 – CAPACITANCES




**NPN**  
**FIGURE 10 – 2N3055A, MJ15015**




**PNP**  
**FIGURE 11 – MJ2955A, MJ15016**



**FIGURE 12 – FORWARD BIAS SAFE OPERATING AREA**  
**2N3055A, MJ2955A**



**FIGURE 13 – FORWARD BIAS SAFE OPERATING AREA**  
**MJ15015, MJ15016**



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater

dissipation than the curves indicate.

The data of Figures 12 and 13 is based on  $T_C = 25^\circ\text{C}$ .  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated for temperature according to Figure 1.

**MOTOROLA****2N3441****1.3****NPN SILICON POWER TRANSISTOR**

... 2N3441 transistor is designed for use in general-purpose switching and linear amplifier applications requiring high breakdown voltages. It is characterized for use as:

- Driver for High Power Outputs
- Series and Shunt Regulators
- Audio and Servo Amplifiers
- Solenoid and Relay Drivers
- Power Switching Circuits

**3 AMPERES**  
**NPN SILICON**  
**POWER TRANSISTOR**


**140 VOLTS**  
**25 WATTS**

**MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}$	140	Vdc
Collector-Base Voltage	$V_{CBO}$	160	Vdc
Emitter-Base Voltage	$V_{EBO}$	7	Vdc
Collector Current — Continuous	$I_C$	3	Adc
Base Current — Continuous	$I_B$	2	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	25 0.142	Watts $\text{W}/^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	$-65$ to $+200$	$^\circ\text{C}$

**THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	7	$^\circ\text{C}/\text{W}$



STYLE 1:  
PIN 1. BASE  
2. EMITTER  
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.51	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620


All JEDEC Dimensions and Notes Apply.

CASE 80-02  
TO-66

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 100\text{ mAdc}$ , $I_B = 0$ )	$V_{CEO(sus)}$	140	—	Vdc
Collector Cutoff Current ( $V_{CE} = 140\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	—	100	mA
Collector Cutoff Current ( $V_{CE} = 140\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ V}$ )	$I_{CEX}$	—	5.0	mA
( $V_{CE} = 140\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ V} @ 150^\circ\text{C}$ )		—	6.0	
Emitter Cutoff Current ( $V_{BE} = 7.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mA
<b>ON CHARACTERISTICS</b>				
DC Current Gain (1) ( $I_C = 0.5\text{ Adc}$ , $V_{CE} = 4.0\text{ V}$ ) ( $I_C = 2.7\text{ Adc}$ , $V_{CE} = 4.0\text{ V}$ )	$h_{FE}$	25 5.0	100 —	—
Collector-Emitter Saturation Voltage (1) ( $I_C = 2.7\text{ Adc}$ , $I_B = 0.9\text{ Adc}$ )	$V_{CE(sat)}$	—	6.0	Vdc
Base-Emitter On Voltage (1) ( $I_C = 2.7\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$V_{BE(on)}$	—	6.7	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Small-Signal Current Gain ( $I_C = 0.5\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ , $f_{test} = 1\text{ kHz}$ )	$h_{fe}$	15	75	—
Small-Signal Current Gain ( $I_C = 0.5\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ , $f_{test} = 0.4\text{ MHz}$ )	$h_{fe_l}$	5.0	—	—

FIGURE 1 — ACTIVE-REGION SAFE OPERATING AREA




There are two limitations on the power-handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on  $T_{J(pk)} = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

**MOTOROLA****2N3442**  
**2N4347****1.3****HIGH-POWER INDUSTRIAL TRANSISTORS**

NPN silicon power transistors designed for applications in industrial and commercial equipment including high fidelity audio amplifiers, series and shunt regulators and power switches.

- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max)} @ I_C = 2.0 \text{ Adc} - 2N4347$
- Collector-Emitter Sustaining Voltage —  
 $V_{CEO(sus)} = 120 \text{ Vdc (Min)} - 2N4347$   
 $140 \text{ Vdc (Min)} - 2N3442$
- Excellent Second-Breakdown Capability

**5.0 AND 10 AMPERE**  
**POWER TRANSISTORS**  
**NPN SILICON**
**120, 140 VOLTS**  
**100, 117 WATTS**
**\*MAXIMUM RATINGS**


Rating	Symbol	2N4347	2N3442	Unit
Collector-Emitter Voltage	$V_{CEO}$	120	140	Vdc
Collector-Base Voltage	$V_{CB}$	140	160	Vdc
Emitter-Base Voltage	$V_{EB}$	7.0		Vdc
Collector Current — Continuous	$I_C$	5.0	10	Adc
Peak		10	15**	
Base Current — Continuous	$I_B$	3.0	7.0	Adc
Peak		8.0	—	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	100	117	Watts
Derate above $25^\circ\text{C}$		0.57	0.67	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ\text{C}$

**THERMAL CHARACTERISTICS**

Characteristic	Symbol	2N4347	2N3442	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.75	1.5	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data.

\*\*This data guaranteed in addition to JEDEC registered data.



STYLE 1:  
PIN 1. BASE  
2. EMITTER  
CASE. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.590
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.53	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
L	3.84	4.09	0.151	0.161
R	—	28.67	—	1.050

Collector connected to case  
**CASE 11-01**  
(TO-3)




ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage ( $I_C = 200\text{ mAdc}$ , $I_B = 0$ )	$V_{CEO(sus)}$	120 140	—	Vdc
Collector Cutoff Current ( $V_{CE} = 100\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 140\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— —	200 200	mAdc
Collector Cutoff Current ( $V_{CE} = 125\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 140\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 120\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 140\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	— — — —	2.0 5.0 10 30	mAdc
Emitter Cutoff Current ( $V_{BE} = 7.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	5.0	mAdc
<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 2.0\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ ) ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ ) ( $I_C = 3.0\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ ) ( $I_C = 10\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$h_{FE}$	15 10 20 7.5	60 — 70 —	—
Collector-Emitter Saturation Voltage ( $I_C = 2.0\text{ Adc}$ , $I_B = 200\text{ mAdc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 0.63\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ )	$V_{CE(sat)}$	— — —	1.0 2.0 5.0	Vdc
Base-Emitter On Voltage ( $I_C = 2.0\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ ) ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ ) ( $I_C = 10\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$V_{BE(on)}$	— — —	2.0 3.0 5.7	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain-Bandwidth Product (2) ( $I_C = 0.5\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ , $f_{test} = 50\text{ kHz}$ ) ( $I_C = 2.0\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ , $f_{test} = 40\text{ kHz}$ )	$f_T$	200 80	—	kHz
Small-Signal Current Gain ( $I_C = 0.5\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ , $f = 1.0\text{ kHz}$ ) ( $I_C = 2.0\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ , $f = 1.0\text{ kHz}$ )	$h_{fe}$	40 12	— 72	—

\*Indicates JEDEC Registered Data

NOTES: 1. Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .2.  $f_T = |h_{fe}| \cdot f_{test}$ 

FIGURE 1 — POWER DERATING



## ACTIVE REGION SAFE OPERATING AREA INFORMATION

1.3

FIGURE 2 — 2N3442




FIGURE 3 — 2N4347




FIGURE 4 — DC CURRENT GAIN





FIGURE 5 — COLLECTOR-SATURATION REGION



There are two limitations on the power-handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 2 and 3 is based on  $T_J(pk) = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

# 2N3445 thru 2N3448



**MOTOROLA**

**1.3**

## HIGH-SPEED SILICON ANNULAR NPN POWER TRANSISTORS

... for switching and amplifier applications

### FEATURES

- Fast Switching: Total Switching Time =  $1.2 \mu\text{s}$  (Typ) @ 5.0 A
- High Gain:  $H_{FE} = 40$  to  $120$  @ 5.0 Amps (2N3447-48)
- Guaranteed DC Safe Area: 1.5 Amps (Min) @  $V_{CE} = 40$  Vdc
- Low  $V_{CE(sat)}$ : 1.0 Volt (Typ), 1.5 Volts (Max) @ 5.0 Amps
- Excellent Beta Linearity


### APPLICATIONS

- Specified safe area of this series allows reliable design for inverters, converters, hammer, and servo drivers.
- Fast response makes it ideal for series regulators; high switching speeds enhance its use in switching regulators.
- Wide bandwidth and flat beta hold-up result in exceptional amplifier characteristics.

7.5 AMPERE

## POWER TRANSISTORS SILICON NPN


60-80 VOLTS  
115 WATTS




### MAXIMUM RATING

Rating	Symbol	2N3445 2N3447	2N3446 2N3448	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	80	100	Vdc
Emitter-Base Voltage	$V_{EB}$	6.0	10	Vdc
Collector Current-Continuous	$I_C$	7.5		Adc
Base Current - Continuous	$I_B$	4.0		Adc
Total Device Dissipation	$P_D$	Figure 1, 2		Figure 1, 3 Watts
Operating Junction Temperature Range	$T_J$	-65 to +200		$^{\circ}\text{C}$

FIGURE 1 - POWER DERATING CURVE



These transistors are also subject to safe area curves as indicated by Figures 2, 3. Both limits are applicable and must be observed.



STYLE 1:

PIN 1: BASE  
2: EMITTER  
CASE: COLLECTOR

NOTE:

1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.  
CASE 11-01  
(TO-3)

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Emitter-Base Cutoff Current ( $V_{EB} = 6 \text{ Vdc}$ ) ( $V_{EB} = 10 \text{ Vdc}$ )	$I_{EBO}$	— —	— —	0.25 0.25	$\text{mA}_{dc}$
Collector-Emitter Cutoff Current ( $V_{CE} = 60 \text{ Vdc}$ , $V_{BE} = -1 \text{ Vdc}$ ) ( $V_{CE} = 60 \text{ Vdc}$ , $V_{BE} = -1 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{BE} = -1 \text{ Vdc}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{BE} = -1 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	— — — —	— — — —	0.1 1.0 0.1 1.0	$\text{mA}_{dc}$
Collector-Emitter Cutoff Current ( $V_{CE} = 40 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 60 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— —	— —	1.0 1.0	$\text{mA}_{dc}$
Collector-Base Breakdown Voltage ( $I_C = 1 \text{ mA}_{dc}$ , $I_E = 0$ )	$BV_{CBO}$	80 100	— —	— —	$\text{Vdc}$
Collector-Emitter Sustaining Voltage ( $I_C = 100 \text{ mA}_{dc}$ , $I_B = 0$ )	$V_{CEO(sus)}$	60 80	— —	— —	$\text{Vdc}$
DC Current Gain ( $I_C = 0.5 \text{ A}_{dc}$ , $V_{CE} = 5 \text{ Vdc}$ ) ( $I_C = 3 \text{ A}_{dc}$ , $V_{CE} = 5 \text{ Vdc}$ ) ( $I_C = 5 \text{ A}_{dc}$ , $V_{CE} = 5 \text{ Vdc}$ )	$h_{FE}$	20 40 20 40	45 85 40 75	— — 60 120	—
Collector-Emitter Saturation Voltage ( $I_C = 3 \text{ A}_{dc}$ , $I_B = 0.3 \text{ A}_{dc}$ ) ( $I_C = 5 \text{ A}_{dc}$ , $I_B = 0.5 \text{ A}_{dc}$ )	$V_{CE(sat)}$	— —	0.6 0.8	1.5 1.5	$\text{Vdc}$
Base-Emitter Saturation Voltage ( $I_C = 3 \text{ A}_{dc}$ , $I_B = 0.3 \text{ A}_{dc}$ ) ( $I_C = 5 \text{ A}_{dc}$ , $I_B = 0.5 \text{ A}_{dc}$ )	$V_{BE(sat)}$	— —	1.0 1.0	1.5 1.5	$\text{Vdc}$
Base-Emitter Voltage ( $I_C = 3 \text{ A}_{dc}$ , $V_{CE} = 5 \text{ Vdc}$ ) ( $I_C = 5 \text{ A}_{dc}$ , $V_{CE} = 5 \text{ Vdc}$ )	$V_{BE}$	— —	1.0 1.0	1.5 1.4	$\text{Vdc}$
Small Signal Current Gain ( $V_{CE} = 10 \text{ Vdc}$ , $I_C = 0.5 \text{ A}_{dc}$ , $f = 1 \text{ KHz}$ ) ( $V_{CE} = 10 \text{ Vdc}$ , $I_C = 0.5 \text{ A}_{dc}$ , $f = 10 \text{ MHz}$ ) All Types	$h_{fe}$	20 40 1.0	— — 1.6	100 200 —	—
Common Base Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $f = 0.1 \text{ MHz}$ )	$C_{ob}$	—	260	400	$\text{pf}$
Switching Times ( $V_{CC} = 25 \text{ Vdc}$ , $R_L = 5 \text{ ohms}$ , $I_C = 5 \text{ A}$ , $I_{B1} = I_{B2} = 0.5 \text{ A}$ ) Delay Time plus Rise Time Storage Time Fall Time	$t_d + t_r$ $t_s$ $t_f$	— — —	0.15 0.9 0.15	0.35 2.0 0.35	$\mu\text{s}$

## SAFE OPERATING AREAS

FIGURE 2 — 2N3445, 2N3447





FIGURE 3 — 2N3446, 2N3448



The Safe Operating Area Curves indicate  $I_C - V_{CE}$  limits below which the device will not go into secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a collector-emitter short. (Duty cycle of the excursions make no significant change in these safe areas.) To insure operation below the maximum  $T_J$ , the power-temperature derating curve must be observed for both steady state and pulse power conditions.

# 2N3583 thru 2N3585, 2N4240 NPN

# 2N6420 thru 2N6423 PNP



# MOTOROLA








# 1.3

## COMPLEMENTARY MEDIUM-POWER HIGH VOLTAGE POWER TRANSISTORS

... designed for high-speed switching and linear amplifier applications for high-voltage operational amplifiers, switching regulators, converters, inverters, deflection stages and high fidelity amplifiers.

- Collector-Emitter Sustaining Voltage —  
 $V_{CE(sus)} = 175 \text{ to } 300 \text{ Vdc @ } I_C = 200 \text{ mAdc}$
- Second Breakdown Collector Current —  
 $I_{S/b} = 350 \text{ mAdc @ } V_{CE} = 100 \text{ Vdc — NPN}$   
 $= 150 \text{ mAdc @ } V_{CE} = 100 \text{ Vdc — PNP}$
- Usable DC Current Gain to 2.0 Adc

### \*MAXIMUM RATINGS

Rating	Symbol	2N3583 2N6420	2N3584 2N6421	2N3585 2N6422	2N4240 2N6423	Unit
Collector-Emitter Voltage	$V_{CE0}$	175	250	300	300	Vdc
Collector-Base Voltage	$V_{CB}$	250	375	500	500	Vdc
Emitter-Base Voltage	$V_{EB}$					Vdc
Collector Current—Continuous —Peak (1)	$I_C$	1.0 5.0	 			Adc
Base Current	$I_B$					Adc
Total Power Dissipation @ $T_C = 25^{\circ}\text{C}$ , Derate above $25^{\circ}\text{C}$	$P_D$	 				Watts W/ $^{\circ}\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$					$^{\circ}\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	5.0	$^\circ\text{C/W}$


\*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle  $\leq 10\%$ .


## 1.0 AND 2.0 AMPERE

## POWER TRANSISTORS COMPLEMENTARY SILICON

250-500 VOLTS  
35 WATTS



STYLE 1: 1.  
PIN 1. BASE  
2. EMITTER  
CASE: COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and and Notes Apply.

CASE 80-02  
TO-66



2N3583 thru 2N3585 • 2N4240 – NPN  
2N6420 thru 2N6423 – PNP

1.3

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	NPN	PNP	Symbol	NPN		PNP		Unit
				Min	Max	Min	Max	
*OFF CHARACTERISTICS (1)								
Collector-Emitter Sustaining Voltage ( $I_C = 200\text{ mA dc}$ , $I_B = 0$ ) NPN	2N3583	2N6420	$V_{CE(sus)}$	175	—	175	—	Vdc
	2N3584	2N6421		250	—	250	—	
	2N3585	2N6422		300	—	300	—	
	2N4240	2N6423		300	—	300	—	
Collector Cutoff Current ( $V_{CE} = 150\text{ Vdc}$ , $I_B = 0$ )	2N3583	2N6420	$I_{CEO}$	—	10	—	10	mA
	2N3584	2N6421		—	5.0	—	5.0	
	2N3585	2N6422		—	5.0	—	5.0	
	2N4240	2N6423		—	5.0	—	5.0	
Collector Cutoff Current ( $V_{CE} = 225\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 340\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 450\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ )  ( $V_{CE} = 225\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 300\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	2N3583	2N6420	$I_{CEX}$	—	1.0	—	1.0	mA
	2N3584	2N6421		—	1.0	—	1.0	
	2N3585	2N6422		—	1.0	—	1.0	
	2N4240	2N6423		—	2.0	—	2.0	
	2N3583	2N6420		—	3.0	—	3.0	
	2N3584	2N6421		—	3.0	—	3.0	
	2N3585	2N6422		—	3.0	—	3.0	
	2N4240	2N6423		—	5.0	—	5.0	
Emitter Cutoff Current ( $V_{BE} = 6.0\text{ Vdc}$ , $I_C = 0$ )	2N3583	2N6420	$I_{EBO}$	—	5.0	—	5.0	mA
	2N3584	2N6421		—	0.5	—	0.5	
	2N3585	2N6422		—	0.5	—	0.5	
	2N4240	2N6423		—	0.5	—	0.5	

ON CHARACTERISTICS (1)

DC Current Gain ( $I_C = 0.1\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ ) *( $I_C = 0.5\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ ) *( $I_C = 0.75\text{ Adc}$ , $V_{CE} = 2.0\text{ Vdc}$ ) ( $I_C = 0.75\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ ) *( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 2.0\text{ Vdc}$ )  ( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ )	All	All	$h_{FE}$	40	—	40	—	—
	2N3583	2N6420		40	200	40	200	
	2N4240	2N6423		10	100	10	100	
	2N4240	2N6423		30	150	30	150	
	2N3584	2N6421		8.0	80	8.0	80	
	2N3585	2N6422		8.0	80	8.0	80	
*Collector-Emitter Saturation Voltage ( $I_C = 0.75\text{ Adc}$ , $I_B = 75\text{ mAdc}$ ) ( $I_C = 1.0\text{ Adc}$ , $I_B = 125\text{ mAdc}$ )	2N3583*	2N6420	$V_{CE(sat)}$	10	—	10	—	Vdc
	2N3584	2N6421		25	100	25	100	
	2N3585	2N6422		25	100	25	100	
	2N4240	2N6423		—	1.0	—	1.0	
*Base-Emitter Saturation Voltage ( $I_C = 0.75\text{ Adc}$ , $I_B = 75\text{ mAdc}$ ) ( $I_C = 1.0\text{ Adc}$ , $I_B = 100\text{ mAdc}$ )	2N3583	2N6420	$V_{BE(sat)}$	—	5.0	—	5.0	Vdc
	2N3584	2N6421		—	0.75	—	0.75	
	2N3585	2N6422		—	0.75	—	0.75	
	2N4240	2N6423		—	1.8	—	1.8	
Base-Emitter On Voltage ( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ )	2N3584	2N6421	$V_{BE(on)}$	—	1.4	—	1.4	Vdc
	2N3585	2N6422		—	1.4	—	1.4	
	All	All		—	1.4	—	1.4	

\*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

# 2N3583 thru 2N3585 • 2N4240 – NPN 2N6420 thru 2N6423 – PNP


## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	NPN	PNP	Symbol	NPN		PNP		Unit
				Min	Max	Min	Max	
DYNAMIC CHARACTERISTICS								
*Current Gain – Bandwidth Product <sup>(1)</sup> (I <sub>C</sub> = 200 mA dc, V <sub>CE</sub> = 10 V dc, f <sub>test</sub> = 5.0 MHz)	2N3583 2N3584 2N3585 2N4240	2N6420 2N6421 2N6422 2N6423	f <sub>T</sub>	10  15	–  –	10  15	–  –	MHz
Output Capacitance (V <sub>CB</sub> = 10 V dc, I <sub>E</sub> = 0, f = 1.0 MHz)	All		C <sub>ob</sub>	–	120	–	120	pF
*Small-Signal Current Gain (I <sub>C</sub> = 100 mA dc, V <sub>CE</sub> = 30 V dc, f = 1.0 kHz)	2N3583	2N6420	h <sub>fe</sub>	25	350	25	350	–
*SWITCHING CHARACTERISTICS								
Rise Time (V <sub>CC</sub> = 200 V dc, I <sub>C</sub> = 1.0 A dc, R <sub>L</sub> = 200 Ohms, I <sub>B1</sub> = 100 mA dc) (V <sub>CC</sub> = 200 V dc, I <sub>C</sub> = 0.75 A dc, R <sub>L</sub> = 267 Ohms, I <sub>B1</sub> = 75 mA dc)	2N3584 2N3585 2N4240	2N6421 2N6422 2N6423	t <sub>r</sub>	–  –	3.0  0.5	–  –	3.0  0.5	μs
Storage Time (V <sub>CC</sub> = 200 V dc, I <sub>C</sub> = 1.0 A dc, I <sub>B1</sub> = I <sub>B2</sub> = 100 mA dc) (V <sub>CC</sub> = 200 V dc, I <sub>C</sub> = 0.75 A dc, I <sub>B1</sub> = I <sub>B2</sub> = 75 mA dc)	2N3584 2N3585 2N4240	2N6421 2N6422 2N6423	t <sub>s</sub>	–  –	4.0  6.0	–  –	4.0  6.0	μs
Fall Time (V <sub>CC</sub> = 200 V dc, I <sub>C</sub> = 1.0 A dc, I <sub>B1</sub> = I <sub>B2</sub> = 100 mA dc) (V <sub>CC</sub> = 200 V dc, I <sub>C</sub> = 0.75 A dc, I <sub>B1</sub> = I <sub>B2</sub> = 75 mA dc)	2N3584 2N3585 2N4240	2N6421 2N6422 2N6423	t <sub>f</sub>	–  –	3.0  3.0	–  –	3.0  3.0	μs
Second Breakdown Collector Current (V <sub>CE</sub> = 100 V dc)	All	All	I <sub>s/b</sub>	350	–	150	–	mA dc

\*Indicates JEDEC Registered Data

(1)  $f_T = |h_{fe}| \cdot f_{\text{test}}$

FIGURE 1 – SWITCHING TIME TEST CIRCUIT



$R_B$  and  $R_C$  VARIED TO OBTAIN DESIRED CURRENT LEVELS

D1 MUST BE FAST RECOVERY TYPE, eg:

MBD5300 USED ABOVE  $I_B \approx 100\text{ mA}$

MSD6100 USED BELOW  $I_B \approx 100\text{ mA}$

FOR  $t_d$  and  $t_r$ , D1 IS DISCONNECTED AND  $V_2 = 0$ .

FOR PNP TEST CIRCUIT, REVERSE DIODE AND VOLTAGE POLARITIES.

2N3583 thru 2N3585 • 2N4240 – NPN  
2N6420 thru 2N6423 – PNP

NPN  
2N3583 thru 2N3585, 2N4240

PNP  
2N6420 thru 2N6423

FIGURE 2 – TURN-ON TIME





FIGURE 3 – TURN-OFF TIME





FIGURE 4 – CURRENT-GAIN – BANDWIDTH PRODUCT





FIGURE 5 – CAPACITANCE




1.3

2N3583 thru 2N3585 • 2N4240 – NPN  
2N6420 thru 2N6423 – PNP

1.3

FIGURE 6 – THERMAL RESPONSE



ACTIVE-REGION SAFE OPERATING AREA

FIGURE 7 – 2N3583 thru 2N3585, 2N4240




FIGURE 8 – 2N6420 thru 2N6423





FIGURE 9 – POWER DERATING



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 7 and 8 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated for temperature according to Figure 9.

$T_J(pk)$  may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figures 7 and 8 may be found at any case temperature by using the appropriate curve on Figure 9.

2N3583 thru 2N3585 • 2N4240 – NPN  
2N6420 thru 2N6423 – PNP

NPN  
2N3583 thru 2N3585, 2N4240

PNP  
2N6420 thru 2N6423

FIGURE 10 – DC CURRENT GAIN





FIGURE 11 – COLLECTOR SATURATION REGION







FIGURE 12 – "ON" VOLTAGES



NOTE: DC CURRENT LIMIT FOR 2N3583, 2N6420 is 1.0 Amp.

1.3



# 2N3713 thru 2N3716 NPN



**MOTOROLA**

1.3

## SILICON NPN POWER TRANSISTORS


... designed for medium-speed switching and amplifier applications.  
These devices feature:

- Total Switching Time at 3 A typically 1.15  $\mu$ s
- Gain Ranges Specified at 1 A and 3 A
- Low  $V_{CE(sat)}$ : typically 0.5V at  $I_C = 5A$  and  $I_B = 0.5A$
- Excellent Safe Operating Areas
- Complement to 2N3789-92

## MAXIMUM RATINGS

Rating	Symbol	2N3713 2N3715	2N3714 2N3716	Unit
Collector-Base Voltage	$V_{CB}$	80	100	Volts
Collector-Emitter Voltage	$V_{CEO}$	60	80	Volts
Emitter-Base Voltage	$V_{EB}$	7.0	7.0	Volts
Collector Current	$I_C$	10	10	Amps
Base Current	$I_B$	4.0	4.0	Amps
Power Dissipation	$P_D$	150	150	Watts
Thermal Resistance	$\theta_{JC}$	1.17	1.17	$^{\circ}C/W$
Operating Junction and Storage Temperature Range	$T_J$ and $T_{stg}$	-65 to +200		$^{\circ}C$

FIGURE 1 — POWER-TEMPERATURE DERATING CURVE





Safe Area Limits are indicated by Figures 12, 13. Both limits are applicable and must be observed.

10 AMPERE

**POWER TRANSISTORS  
SILICON NPN**

60-80 VOLTS  
150 WATTS



STYLE 1:  
PIN 1, BASE  
2, EMITTER  
CASE, COLLECTOR

NOTE:  
1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
L	3.84	4.09	0.151	0.161
M	—	26.67	—	1.050

Collector connected to case.  
CASE 11-01  
(TO-3)

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Emitter-Base Cutoff Current ( $V_{EB} = 7\text{ Vdc}$ )	$I_{EBO}$	—	5	mAdc
Collector-Emitter Cutoff Current ( $V_{CE} = 80\text{ Vdc}$ , $V_{BE} = -1.5\text{ Vdc}$ ) ( $V_{CE} = 100\text{ Vdc}$ , $V_{BE} = -1.5\text{ Vdc}$ ) ( $V_{CE} = 60\text{ Vdc}$ , $V_{BE} = -1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 80\text{ Vdc}$ , $V_{BE} = -1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	— — — —	1 1 10 10	mAdc
Collector-Emitter Sustaining Voltage* ( $I_C = 200\text{ mAdc}$ , $I_B = 0$ )	$V_{CEO(sus)}$ *	60 80	—	Vdc
DC Current Gain* ( $I_C = 1\text{ Adc}$ , $V_{CE} = 2\text{ Vdc}$ ) ( $I_C = 3\text{ Adc}$ , $V_{CE} = 2\text{ Vdc}$ )	$h_{FE}$ *	25 15 30	90 150 —	—
Collector-Emitter Saturation Voltage* ( $I_C = 5\text{ Adc}$ , $I_B = 0.5\text{ Adc}$ )	$V_{CE(sat)}$ *	— —	1.0 0.8	Vdc
Base-Emitter Saturation Voltage* ( $I_C = 5\text{ Adc}$ , $I_B = 0.5\text{ Adc}$ )	$V_{BE(sat)}$ *	— —	2.0 1.5	Vdc
Base-Emitter Voltage* ( $I_C = 3\text{ Adc}$ , $V_{CE} = 2\text{ Vdc}$ )	$V_{BE}$ *	—	1.5	Vdc
Small Signal Current Gain ( $V_{CE} = 10\text{ Vdc}$ , $I_C = 0.5\text{ Adc}$ , $f = 1\text{ MHz}$ )	$h_{fe}$	4	—	—
Switching Times (Figure 2) ( $I_C = 5\text{ A}$ , $I_{B1} = I_{B2} = 0.5\text{ Adc}$ )		Typ		$\mu\text{s}$
Rise Time	$t_r$	0.45		
Storage Time	$t_s$	0.3		
Fall Time	$t_f$	0.4		

\*Use sweep test to prevent overheating

FIGURE 2 — TYPICAL SWITCHING TIMES





FIGURE 3 — COLLECTOR CURRENT versus BASE CURRENT





FIGURE 4 — BASE CURRENT-VOLTAGE VARIATIONS





FIGURE 5 — COLLECTOR CURRENT-VOLTAGE VARIATIONS


NOTE 1. Dotted line indicates metered base current plus the  $I_{CBO}$  of the transistor at  $175^\circ\text{C}$ .

NOTE 2. Pulse test: pulse width  $\leq 200$   $\mu\text{sec}$ , duty cycle  $\leq 1.5\%$

FIGURE 6 - COLLECTOR-EMITTER SATURATION VOLTAGE VARIATIONS




FIGURE 7 - BASE-EMITTER SATURATION VOLTAGE VARIATIONS




FIGURE 8 - COLLECTOR CURRENT versus BASE-EMITTER VOLTAGE





FIGURE 9 - COLLECTOR CURRENT versus BASE-EMITTER RESISTANCE



1.3

FIGURE 10 – CURRENT GAIN VARIATIONS






FIGURE 11 – CURRENT GAIN – BANDWIDTH PRODUCT versus COLLECTOR CURRENT





## SAFE OPERATING AREAS

FIGURE 12 — 2N3713, 2N3715





FIGURE 13 — 2N3714, 2N3716



The Safe Operating Area Curves indicate  $I_C - V_{CE}$  limits below which the device will not go into secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a collector-emitter short. (Duty cycle of the excursions make no signifi-

cant change in these safe areas.) To insure operation below the maximum  $T_J$ , the power-temperature derating curve must be observed for both steady state and pulse power conditions.

# 2N3719, 2N3720 2N3867, 2N3868 2N6303



**MOTOROLA**

1.3

## SILICON PNP POWER TRANSISTORS

... designed for high-speed, medium-current switching and high-frequency amplifier applications.

- Collector-Emitter Sustaining Voltage —  
 $V_{CE(sus)} = 40 \text{ Vdc (Min)} - 2N3719, 2N3867$   
 $= 60 \text{ Vdc (Min)} - 2N3720, 2N3868$   
 $= 80 \text{ Vdc (Min)} - 2N6303$
- DC Current Gain —  
 $h_{FE} = 25-180 @ I_C = 1.0 \text{ Adc} - 2N3719, 2N3720$   
 $= 40-200 @ I_C = 1.5 \text{ Adc} - 2N3867$   
 $= 30-150 @ I_C = 1.5 \text{ Adc} - 2N3868, 2N6303$
- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 0.75 \text{ Vdc @ } I_C = 1.0 \text{ Adc} - 2N3719, 2N3720$   
 $= 0.75 \text{ Vdc @ } I_C = 1.5 \text{ Adc} - 2N3867, 2N3868, 2N6303$
- High Current-Gain — Bandwidth Product —  
 $f_T = 90 \text{ MHz (Typ)}$
- 2N3867 JAN and 2N3868 JAN also Available

### \*MAXIMUM RATINGS


Rating	Symbol	2N3719 2N3867	2N3720 2N3868	2N6303	Unit
Collector-Emitter Voltage	$V_{CE}$	40	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	40	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	4.0			Vdc
Collector Current — Continuous	$I_C$	3.0			Adc
Peak		10			
Base Current	$I_B$	0.5			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	6.0			Watts
Derate above $25^\circ\text{C}$		34.3			mW/ $^\circ\text{C}$
Total Device Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.0			Watt
Derate above $25^\circ\text{C}$		5.71			mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	65 to +200			$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	29	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$\theta_{JA}$	175	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data



FIGURE 1 — POWER DERATING



## 3 AMPERE

## POWER TRANSISTORS PNP SILICON

40,60,80 VOLTS  
6 WATTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.51	9.40	0.335	0.370
B	7.75	8.51	0.305	0.335
C	6.10	6.80	0.240	0.269
D	0.408	0.533	0.016	0.021
E	0.229	0.318	0.009	0.0125
F	0.406	0.483	0.016	0.019
G	5.08	BSC	0.200	BSC
H	0.711	0.864	0.028	0.034
J	0.734	1.14	0.029	0.045
K	38.10	—	1.500	—
L	6.35	—	0.250	—
M	45°	BSC	45°	BSC
N	2.54	BSC	0.100	BSC
P	1.27	—	0.050	—
R	2.54	—	0.100	—
S	—	0.379	—	0.007

All JEDEC dimensions and notes apply.  
CASE 31-03  
TO-5

# 2N3719, 2N3720, 2N3867, 2N3868, 2N6303

## \*ELECTRICAL CHARACTERISTICS ( $T_C = 25^{\circ}\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 20 \text{ mAdc}$ , $I_B = 0$ )	$V_{CE(sus)}$	40 60 80	— — —	Vdc
Collector-Base Breakdown Voltage ( $I_C = 100 \mu\text{Adc}$ , $I_E = 0$ )	$BV_{CBO}$	40 60 80	— — —	Vdc
Emitter-Base Breakdown Voltage ( $I_E = 100 \mu\text{Adc}$ , $I_C = 0$ )	$BV_{EBO}$	4.0	—	Vdc
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CB}$ , $V_{BE}(\text{off}) = 2.0 \text{ Vdc}$ )	$I_{CEX}$	—	1.0	$\mu\text{Adc}$
Collector Cutoff Current ( $V_{CB} = \text{Rated } V_{CB}$ , $I_E = 0$ , $T_C = 150^{\circ}\text{C}$ )	$I_{CBO}$	—	150	$\mu\text{Adc}$

## ON CHARACTERISTICS (1)

DC Current Gain ( $I_C = 500 \text{ mAdc}$ , $V_{CE} = 1.0 \text{ Vdc}$ )	$h_{FE}$	50 35	— —	—
( $I_C = 1.5 \text{ Adc}$ , $V_{CE} = 2.0 \text{ Vdc}$ )		40 30	200 150	
( $I_C = 2.5 \text{ Adc}$ , $V_{CE} = 3.0 \text{ Vdc}$ )		25 20	— —	
( $I_C = 3.0 \text{ Adc}$ , $V_{CE} = 5.0 \text{ Vdc}$ )		20	—	
Collector-Emitter Saturation Voltage ( $I_C = 500 \text{ mAdc}$ , $I_B = 50 \text{ mAdc}$ )	$V_{CE(sat)}$	—	0.5	Vdc
( $I_C = 1.5 \text{ Adc}$ , $I_B = 150 \text{ mAdc}$ )		—	0.75	
( $I_C = 2.5 \text{ Adc}$ , $I_B = 250 \text{ mAdc}$ )		—	1.3	
Base-Emitter Saturation Voltage ( $I_C = 500 \text{ mAdc}$ , $I_B = 50 \text{ mAdc}$ )	$V_{BE(sat)}$	—	1.0	Vdc
( $I_C = 1.5 \text{ Adc}$ , $I_B = 150 \text{ mAdc}$ )		0.9	1.4	
( $I_C = 2.5 \text{ Adc}$ , $I_B = 250 \text{ mAdc}$ )		—	2.0	

## DYNAMIC CHARACTERISTICS

Current-Gain — Bandwidth Product (2) ( $I_C = 100 \text{ mAdc}$ , $V_{CE} = 5.0 \text{ Vdc}$ , $f_{\text{test}} = 20 \text{ MHz}$ )	$f_T$	60	—	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 0.1 \text{ MHz}$ )	$C_{ob}$	—	120	pF
Input Capacitance ( $V_{EB} = 3.0 \text{ Vdc}$ , $I_C = 0$ , $f = 0.1 \text{ MHz}$ )	$C_{ib}$	—	1000	pF

## SWITCHING CHARACTERISTICS

Delay Time ( $V_{CC} = 30 \text{ Vdc}$ , $V_{BE}(\text{off}) = 0$ , $I_C = 1.5 \text{ Adc}$ , $I_{B1} = 150 \text{ mAdc}$ )	$t_d$	—	35	ns
Rise Time	$t_r$	—	65	ns
Storage Time ( $V_{CC} = 30 \text{ Vdc}$ , $I_C = 1.5 \text{ Adc}$ , $I_{B1} = I_{B2} = 150 \text{ mAdc}$ )	$t_s$	—	325	ns
Fall Time	$t_f$	—	75	ns

\*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

(2)  $f_T = |h_{fe}| \bullet f_{\text{test}}$

1.3

**\*ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 20 \text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	40	—	Vdc
2N3719 2N3720		60	—	
Collector Cutoff Current ( $V_{CE} = 40 \text{ Vdc}$ , $V_{BE(off)} = 2.0 \text{ Vdc}$ ) ( $V_{CE} = 60 \text{ Vdc}$ , $V_{BE(off)} = 2.0 \text{ Vdc}$ ) ( $V_{CE} = 40 \text{ Vdc}$ , $V_{BE(off)} = 2.0 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 60 \text{ Vdc}$ , $V_{BE(off)} = 2.0 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	—	10	$\mu\text{Adc}$
2N3719 2N3720		—	10	
Collector Cutoff Current ( $V_{CB} = 40 \text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 60 \text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	—	10	$\mu\text{Adc}$
2N3719 2N3720		—	10	
Emitter Cutoff Current ( $V_{BE} = 4.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mAdc

**ON CHARACTERISTICS (1)**

DC Current Gain ( $I_C = 500 \text{ mA}$ , $V_{CE} = 1.5 \text{ Vdc}$ ) ( $I_C = 1.0 \text{ A}$ , $V_{CE} = 1.5 \text{ Vdc}$ ) ( $I_C = 1.0 \text{ A}$ , $V_{CE} = 1.5 \text{ Vdc}$ , $T_C = -40^\circ\text{C}$ )	$h_{FE}$	20 25 15	— 180 —	—
Collector-Emitter Saturation Voltage ( $I_C = 1.0 \text{ A}$ , $I_B = 100 \text{ mA}$ , $T_C = -40^\circ\text{C}$ to $+100^\circ\text{C}$ ) ( $I_C = 3.0 \text{ A}$ , $I_B = 300 \text{ mA}$ , $T_C = -40^\circ\text{C}$ to $+100^\circ\text{C}$ )	$V_{CE(sat)}$	— —	0.75 1.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 1.0 \text{ A}$ , $I_B = 100 \text{ mA}$ , $T_C = -40^\circ\text{C}$ to $+100^\circ\text{C}$ ) ( $I_C = 3.0 \text{ A}$ , $I_B = 300 \text{ mA}$ , $T_C = -40^\circ\text{C}$ to $+100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	1.5 2.3	Vdc

**DYNAMIC CHARACTERISTICS**

Current-Gain – Bandwidth Product (2) ( $I_C = 500 \text{ mA}$ , $V_{CE} = 10 \text{ Vdc}$ , $f_{test} = 30 \text{ MHz}$ )	$f_T$	60	—	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 0.1 \text{ MHz}$ )	$C_{ob}$	—	120	pF
Input Capacitance ( $V_{EB} = 0.5 \text{ Vdc}$ , $I_C = 0$ , $f = 0.1 \text{ MHz}$ )	$C_{ib}$	—	1000	pF

**SWITCHING CHARACTERISTICS**

Turn-On Time ( $V_{CC} = 12 \text{ Vdc}$ , $V_{BE(off)} = 0$ , $I_C = 1.0 \text{ A}$ , $I_{B1} = 0.1 \text{ A}$ )	$t_{on}$	—	100	ns
Turn-Off Time ( $V_{CC} = 12 \text{ Vdc}$ , $I_C = 1.0 \text{ A}$ , $I_{B1} = I_{B2} = 100 \text{ mA}$ )	$t_{off}$	—	400	ns

\*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle = 2.0%. (2)  $f_T = |h_{fe}| \cdot f_{test}$





**FIGURE 2 – SWITCHING TIMES TEST CIRCUIT**

**FIGURE 3 – TURN-ON TIME**


FIGURE 4 – THERMAL RESISTANCE



1.3

FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_J(pk) = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) \leq 200^\circ\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE





1.3

FIGURE 8 - DC CURRENT GAIN




FIGURE 9 - COLLECTOR SATURATION REGION




FIGURE 10 - "ON" VOLTAGES




FIGURE 11 - TEMPERATURE COEFFICIENTS




FIGURE 12 - COLLECTOR CUT-OFF REGION





FIGURE 13 - BASE CUT-OFF REGION



# 2N3738, 2N3739 NPN 2N6424, 2N6425 PNP



**MOTOROLA**

**1.3**

## HIGH VOLTAGE COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for high-speed switching, linear amplifier applications, high-voltage operational amplifiers, switching regulators, converters, inverters, deflection stages and high fidelity amplifiers.

- Collector-Emitter Sustaining Voltage —  
 $V_{CE(sus)} = 225 \text{ Vdc} @ I_C = 5.0 \text{ mAdc}$  (2N3738, 2N6424)  
 $= 300 \text{ Vdc} @ I_C = 5.0 \text{ mAdc}$  (2N3739, 2N6425)
- DC Current Gain —  
 $h_{FE} = 40-200 @ I_C = 100 \text{ mAdc}$
- Current-Gain — Bandwidth Product —  
 $f_T = 10 \text{ MHz (Min)} @ I_C = 100 \text{ mAdc}$
- $I_{S/b}$  Rated to 2.0 Amperes

### \*MAXIMUM RATINGS


Rating	Symbol	2N3738 2N6424	2N3739 2N6425	Unit
Collector-Emitter Voltage	$V_{CEO}$	225	300	Vdc
Collector-Base Voltage	$V_{CB}$	250	325	Vdc
Emitter-Base Voltage	$V_{EB}$	6.0		Vdc
Collector Current — Continuous — Peak	$I_C$	1.0 2.0		Adc
Base Current — Continuous — Peak	$I_B$	0.50 1.0		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	20 0.133		Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	7.5	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data



FIGURE 1 — POWER DERATING



1.0 AMPERE

## POWER TRANSISTORS COMPLEMENTARY SILICON

225, 300 VOLTS  
20 WATTS



STYLE 1:  
PIN 1. BASE  
2. EMITTER  
CASE: COLLECTOR

DIM	MILLIMETERS			INCHES		
	MIN	MAX	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500		
C	6.35	8.64	0.250	0.340		
D	0.71	0.85	0.028	0.034		
E	1.27	1.91	0.050	0.075		
F	24.33	24.43	0.958	0.962		
G	4.83	5.33	0.190	0.210		
H	2.41	2.67	0.095	0.105		
J	14.48	14.99	0.570	0.590		
K	9.14	—	0.360	—		
P	—	1.27	—	0.050		
Q	3.61	3.86	0.142	0.152		
S	—	8.89	—	0.350		
T	—	3.68	—	0.145		
U	—	15.75	—	0.620		

All JEDEC Dimensions and Notes Apply.

CASE 80-02  
TO-66

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
<b>*OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 5.0\text{ mAdc}$ , $I_B = 0$ )	$V_{CE(sus)}$	225 300	— —	Vdc
Collector-Emitter Cutoff Current ( $V_{CE} = 125\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 200\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— —	0.25 0.25	mAdc
Collector-Base Cutoff Current ( $V_{CB} = 250\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 325\text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	— —	0.1 0.1	mAdc
Collector Cutoff Current ( $V_{CE} = 250\text{ Vdc}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 300\text{ Vdc}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 125\text{ Vdc}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ ) ( $V_{CE} = 200\text{ Vdc}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	— — — —	0.5 0.5 1.0 1.0	mAdc
Emitter-Base Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ )	$I_{EBO}$	—	0.1	mAdc
<b>*ON CHARACTERISTICS</b>				
DC Current Gain (1) ( $I_C = 50\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ ) ( $I_C = 100\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ ) ( $I_C = 250\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ )	$h_{FE}$	30 40 25	— 200 —	—
Collector-Emitter Saturation Voltage (1) ( $I_C = 250\text{ mAdc}$ , $I_B = 25\text{ mAdc}$ )	$V_{CE(sat)}$	—	2.5	Vdc
Base-Emitter "ON" Voltage (1) ( $I_C = 100\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ )	$V_{BE(on)}$	—	1.0	Vdc
<b>SMALL SIGNAL CHARACTERISTICS</b>				
Current-Gain – Bandwidth Product (2) ( $I_C = 100\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 10\text{ MHz}$ )	$f_T$	10	—	MHz
*Output Capacitance ( $V_{CB} = 100\text{ Vdc}$ , $I_E = 0$ , $f = 100\text{ kHz}$ )	$C_{ob}$	—	20	pF
*Small-Signal Current Gain ( $I_C = 100\text{ mAdc}$ , $V_{CE} = 20\text{ Vdc}$ , $f = 1.0\text{ kHz}$ )	$h_{fe}$	35	—	—

\*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .(2)  $f_T = |h_{fe}| \cdot \text{frequency}$ 

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT





FIGURE 3 - THERMAL RESPONSE



## ACTIVE-REGION SAFE OPERATING AREA

FIGURE 4 - 2N3738, 2N3739





FIGURE 5 - 2N6424, 2N6425



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C \cdot V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 4 and 5 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) \leq 175^\circ\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 3. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figures 4 and 5 may be found at any case temperature by using the appropriate curve on Figure 1.

1.3

NPN  
2N3738, 2N3739

PNP  
2N6424, 2N6425

FIGURE 6 — DC CURRENT GAIN





FIGURE 7 — COLLECTOR SATURATION REGION







FIGURE 8 — "ON" VOLTAGE







# MOTOROLA

## 2N3740,A

## 2N3741,A

# 1.3

### MEDIUM-POWER PNP TRANSISTORS

... ideal for use as drivers, switches and medium-power amplifier applications. These devices feature:

- Low Saturation Voltage —  $0.6 V_{CE(sat)}$  @  $I_C = 1.0$  Amp
- High Gain Characteristics —  $h_{FE}$  @  $I_C = 250$  mA: 30–100
- Excellent Safe Area Limits (See Figure 2)
- Low Collector Cutoff Current — 100 nA (Max) 2N3740A, 2N3741A
- Complementary to NPN 2N3766 (2N3740) and 2N3767 (2N3741)

### POWER TRANSISTORS

PNP SILICON

60–80 VOLTS  
25 WATTS




### \*MAXIMUM RATINGS

Rating	Symbol	2N3740 2N3740A	2N3741 2N3741A	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	7.0	7.0	Vdc
Collector-Base Voltage	$V_{CB}$	60	80	Vdc
Collector Current — Continuous — Peak (Note 1)	$I_C$	4.0 10	—	Adc
Base Current	$I_B$	2.0	—	Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	25 0.143	—	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ\text{C}$



Note 1: See Figure 2

FIGURE 1 — POWER-TEMPERATURE DERATING CURVE



Safe Area Curves are indicated by Figure 2.  
Both limits are applicable and must be observed.

\*Indicates JEDEC Registered Data.



STYLE 1:  
PIN 1: BASE  
2: EMITTER  
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.34	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02  
(TO-66)

# 2N3740, A, 2N3741, A

\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage ① ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$ ①	60 80	— —	Vdc
Emitter Base Cutoff Current ( $V_{EB} = 7.0\text{ Vdc}$ )	$I_{EBO}$	—	0.5 100	mAdc nAdc
Collector Cutoff Current ( $V_{CE} = 60\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 80\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 40\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 60\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	— — — —	100 100 100 1.0	$\mu\text{Adc}$ nAdc $\mu\text{Adc}$ mAdc
Collector-Emitter Cutoff Current ( $V_{CE} = 40\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 60\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— — — —	1.0 1.0 1.0 1.0	mAdc $\mu\text{Adc}$ mAdc $\mu\text{Adc}$
Collector Base Cutoff Current ( $V_{CB} = 60\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 80\text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	— — — —	100 100 100 100	$\mu\text{Adc}$ nAdc $\mu\text{Adc}$ nAdc

## ON CHARACTERISTICS

DC Current Gain ( $I_C = 100\text{ mA}$ , $V_{CE} = 1.0\text{ Vdc}$ ) ( $I_C = 250\text{ mA}$ , $V_{CE} = 1.0\text{ Vdc}$ ) ( $I_C = 500\text{ mA}$ , $V_{CE} = 1.0\text{ Vdc}$ ) ( $I_C = 1.0\text{ A}$ , $V_{CE} = 1.0\text{ Vdc}$ )	$h_{FE}$ ①	40 30 20 10	— 100 — —	—
Collector-Emitter Saturation Voltage ( $I_C = 1.0\text{ A}$ , $I_B = 125\text{ mA}$ )	$V_{CE(sat)}$ ①	—	0.6	Vdc
Base-Emitter Voltage ( $I_C = 250\text{ mA}$ , $V_{CE} = 1.0\text{ Vdc}$ )	$V_{BE}$ ①	—	1.0	Vdc

## TRANSIENT CHARACTERISTICS


Current-Gain-Bandwidth Product ( $I_C = 100\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1.0\text{ MHz}$ )	$f_T$	3.0 4.0†	— —	MHz
Common Base Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_C = 0$ , $f = 100\text{ kHz}$ )	$C_{ob}$	—	100	pF
Small-Signal Current Gain ( $I_C = 50\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1.0\text{ kHz}$ )	$h_{fe}$	25	—	—

\*Indicates JEDEC Registered Data.

†Motorola guarantees this value in addition to the JEDEC registered data shown.


① Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

FIGURE 2 — ACTIVE REGION SAFE OPERATING AREA



The Safe Operating Area Curves indicate  $I_C - V_{CE}$  limits below which the device will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum  $T_J$ , power-temperature derating must be observed for both steady state and pulse power conditions.

FIGURE 3 — CURRENT GAIN



SATURATION REGION CHARACTERISTICS

FIGURE 4 — COLLECTOR SATURATION REGION




FIGURE 5 — "ON" VOLTAGES





FIGURE 6 — TEMPERATURE COEFFICIENTS



# 2N3766

# 2N3767



# MOTOROLA

# 1.3

## MEDIUM-POWER NPN SILICON TRANSISTORS

... for use in driver circuits, switching, and medium-power-amplifiers applications. These high performance devices feature:

- Low Saturation Voltage —  $1.0 V_{CE(sat)}$  @  $I_C = 500$  mA
- High Gain Characteristics —  $h_{FE} = 40-160$  @  $I_C = 500$  mA
- Packaged in the Compact, High-Efficiency TO-66 Case
- Complementary to PNP 2N3740 (2N3766) and 2N3741 (2N3767)


## MAXIMUM RATINGS

Rating	Symbol	2N3766	2N3767	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	80	100	Vdc
Emitter-Base Voltage	$V_{EB}$	6.0		Vdc
Collector Current	$I_C$	4.0		Adc
Base Current	$I_B$	2.0		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	20	0.133	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	7.5	$^\circ\text{C}/\text{W}$


FIGURE 1 — POWER-TEMPERATURE DERATING CURVE



Safe Area Curves are indicated by Figure 2. Both limits are applicable and must be observed.

## 4 AMPERE POWER TRANSISTORS

NPN SILICON  
60-80 VOLTS  
20 WATTS



STYLE 1:  
PIN 1: BASE  
2: EMITTER  
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02  
TO-66

# 2N3766, 2N3767

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Voltage <sup>(1)</sup> ( $I_C = 100\text{ mAdc}$ , $I_B = 0$ )	2N3766 2N3767	$BV_{CEO}$	60 80	—	Vdc
Emitter-Base Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ )		$I_{EBO}$	—	0.75	mA
Collector Cutoff Current ( $V_{CE} = 80\text{ Vdc}$ , $V_{BE} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 100\text{ Vdc}$ , $V_{BE} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 50\text{ Vdc}$ , $V_{BE} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 70\text{ Vdc}$ , $V_{BE} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	2N3766 2N3767 2N3766 2N3767	$I_{CEX}$	— — — —	0.1 0.1 1.0 1.0	mA
Collector-Emitter Cutoff Current ( $V_{CE} = 60\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 80\text{ Vdc}$ , $I_B = 0$ )	2N3766 2N3767	$I_{CEO}$	— —	0.7 0.7	mA
Collector-Base Cutoff Current ( $V_{CB} = 80\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 100\text{ Vdc}$ , $I_E = 0$ )	2N3766 2N3767	$I_{CBO}$	— —	0.1 0.1	mA

## ON CHARACTERISTICS


DC Current Gain ( $I_C = 50\text{ mAdc}$ , $V_{CE} = 5.0\text{ Vdc}$ ) ( $I_C = 500\text{ mAdc}$ , $V_{CE} = 5.0\text{ Vdc}$ ) ( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ )		$h_{FE}$	30 40 20	— 160 —	—
Collector-Emitter Saturation Voltage ( $I_C = 1.0\text{ Adc}$ , $I_B = 0.1\text{ Adc}$ ) ( $I_C = 500\text{ mAdc}$ , $I_B = 50\text{ mAdc}$ )		$V_{CE(sat)}$	— —	2.5 1.0	Vdc
Base-Emitter Voltage ( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ )		$V_{BE}$	—	1.5	Vdc

## TRANSIENT CHARACTERISTICS

Current-Gain - Bandwidth Product ( $I_C = 500\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 10\text{ MHz}$ )		$f_T$	10	—	MHz
Common-Base Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_C = 0\text{ Adc}$ , $f = 100\text{ kHz}$ )		$C_{ob}$	—	50	pF
Small-Signal Current Gain ( $I_C = 100\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1.0\text{ kHz}$ )		$h_{fe}$	40	—	—

<sup>(1)</sup> Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

FIGURE 2 — ACTIVE REGION SAFE AREAS



The Safe Operating Area Curves indicate  $I_C$ - $V_{CE}$  limits below which the device will not go into secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a collector-emitter short. (Case temperature and duty cycle of the excursions make no significant change in these safe areas.) The load line may exceed the  $BV_{CEO}$  voltage limit only if the collector current has been reduced to 20 mA or less before or at the  $BV_{CEO}$  limit; then and only then may the load line be extended to the absolute maximum voltage rating of  $BV_{CEO}$ . To insure operation below the maximum  $T_J$ , the power-temperature derating curve must be observed for both steady state and pulse power conditions.



1.3

## LARGE SIGNAL CHARACTERISTICS

FIGURE 3 - TRANSCONDUCTANCE





FIGURE 5 - INPUT ADMITTANCE



## CUT-OFF CHARACTERISTICS

FIGURE 4 - TRANSCONDUCTANCE




FIGURE 6 - EFFECT OF BASE-EMITTER RESISTANCE





FIGURE 7 - CURRENT GAIN



1.3

FIGURE 8 - COLLECTOR SATURATION REGION




FIGURE 9 - "ON" VOLTAGES





FIGURE 10 - TEMPERATURE COEFFICIENTS



# 2N3771 2N3772 2N6257



**MOTOROLA**

1.3

## HIGH POWER NPN SILICON POWER TRANSISTORS

... designed for linear amplifiers, series pass regulators, and inductive switching applications.

- Forward Biased Second Breakdown Current Capability

$$\begin{aligned} I_{S/b} &= 3.75 \text{ Adc @ } V_{CE} = 40 \text{ Vdc} - 2N3771 \\ &= 2.5 \text{ Adc @ } V_{CE} = 60 \text{ Vdc} - 2N3772 \\ &= 3.75 \text{ Adc @ } V_{CE} = 40 \text{ Vdc} - 2N6257 \end{aligned}$$

### \*MAXIMUM RATINGS

Rating	Symbol	2N3771	2N3772	2N6257	Unit
Collector-Emitter Voltage	$V_{CEO}$	40	60	40	Vdc
Collector-Emitter Voltage	$V_{CEX}$	50	80	50	Vdc
Collector-Base Voltage	$V_{CB}$	50	100	50	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0	7.0	5.0	Vdc
Collector Current — Continuous	$I_C$	30	20	20	Adc
Peak		30	30	30	
Base Current — Continuous	$I_B$	7.5	5.0	5.0	Adc
Peak		15	15	15	
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	150			Watts
Derate above $25^\circ\text{C}$		0.855			$\text{W}/^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200			$^\circ\text{C}$

### THERMAL CHARACTERISTICS



Characteristic	Symbol	2N3771, 2N3772, 2N6257	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	1.17	$^\circ\text{C}/\text{W}$

\* Indicates JEDEC Registered Data

20 and 30 AMPERE

## POWER TRANSISTORS NPN SILICON

40 and 60 VOLTS  
150 WATTS




STYLE 1:  
PIN 1: BASE  
2: EMITTER  
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.30	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.

CASE 11-01

FIGURE 1 — POWER DERATING



ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
*Collector-Emitter Sustaining Voltage (1) ( $I_C = 0.2 \text{ Adc}$ , $I_B = 0$ )	2N3771 2N3772 2N6257	$V_{CE(sus)}$ 40 60 40	— — —	Vdc
Collector-Emitter Sustaining Voltage ( $I_C = 0.2 \text{ Adc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ , $R_{BE} = 100 \text{ Ohms}$ )	2N3771 2N3772 2N6257	$V_{CEX(sus)}$ 50 80 50	— — —	Vdc
Collector-Emitter Sustaining Voltage ( $I_C = 0.2 \text{ Adc}$ , $R_{BE} = 100 \text{ Ohms}$ )	2N3771 2N3772 2N6257	$V_{CER(sus)}$ 45 70 45	— — —	Vdc
*Collector Cutoff Current ( $V_{CE} = 30 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 50 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 25 \text{ Vdc}$ , $I_B = 0$ )	2N3771 2N3772 2N6257	$I_{CEO}$ — — —	10 10 10	mAdc
*Collector Cutoff Current ( $V_{CE} = 50 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 100 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 45 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 30 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 45 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	2N3771 2N3772 2N6257 2N3771 2N3772 2N6257	$I_{CEV}$ — — — — —	2.0 5.0 4.0 10 10 20	mAdc
*Collector Cutoff Current ( $V_{CB} = 50 \text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 100 \text{ Vdc}$ , $I_E = 0$ )	2N3771 2N6257 2N3772	$I_{CBO}$ — — —	2.0 4.0 5.0	mAdc
*Emitter Cutoff Current ( $V_{BE} = 5.0 \text{ Vdc}$ , $I_C = 0$ ) ( $V_{BE} = 7.0 \text{ Vdc}$ , $I_C = 0$ )	2N3771 2N6257 2N3772	$I_{EBO}$ — — —	5.0 10 5.0	mAdc
<b>*ON CHARACTERISTICS</b>				
DC Current Gain (1) ( $I_C = 15 \text{ Adc}$ , $V_{CE} = 4.0 \text{ Vdc}$ ) ( $I_C = 10 \text{ Adc}$ , $V_{CE} = 4.0 \text{ Vdc}$ ) ( $I_C = 8.0 \text{ Adc}$ , $V_{CE} = 4.0 \text{ Vdc}$ ) ( $I_C = 30 \text{ Adc}$ , $V_{CE} = 4.0 \text{ Vdc}$ ) ( $I_C = 20 \text{ Adc}$ , $V_{CE} = 4.0 \text{ Vdc}$ )	2N3771 2N3772 2N6257 2N3771 2N3772 2N6257	$h_{FE}$ 15 15 15 5.0 5.0 5.0	60 60 75 — — —	—
Collector-Emitter Saturation Voltage ( $I_C = 15 \text{ Adc}$ , $I_B = 1.5 \text{ Adc}$ ) ( $I_C = 10 \text{ Adc}$ , $I_B = 1.0 \text{ Adc}$ ) ( $I_C = 8.0 \text{ Adc}$ , $I_B = 0.8 \text{ Adc}$ ) ( $I_C = 30 \text{ Adc}$ , $I_B = 6.0 \text{ Adc}$ ) ( $I_C = 20 \text{ Adc}$ , $I_B = 4.0 \text{ Adc}$ )	2N3771 2N3772 2N6257 2N3771 2N3772 2N6257	$V_{CE(sat)}$ — — — — —	2.0 1.4 1.5 4.0 4.0 4.0	Vdc
Base-Emitter On Voltage ( $I_C = 15 \text{ Adc}$ , $V_{CE} = 4.0 \text{ Vdc}$ ) ( $I_C = 10 \text{ Adc}$ , $V_{CE} = 4.0 \text{ Vdc}$ ) ( $I_C = 8.0 \text{ Adc}$ , $V_{CE} = 4.0 \text{ Vdc}$ )	2N3771 2N3772 2N6257	$V_{BE(on)}$ — — —	2.7 2.2 2.2	Vdc
<b>*DYNAMIC CHARACTERISTICS</b>				
Current-Gain-Bandwidth Product ( $I_C = 1.0 \text{ Adc}$ , $V_{CE} = 4.0 \text{ Vdc}$ , $f_{test} = 50 \text{ kHz}$ )		$f_T$	0.2	MHz
Small-Signal Current Gain ( $I_C = 1.0 \text{ Adc}$ , $V_{CE} = 4.0 \text{ Vdc}$ , $f = 1.0 \text{ kHz}$ )		$h_{fe}$	40	—
<b>SECOND BREAKDOWN</b>				
Second Breakdown Energy with Base Forward Biased, $t = 1.0 \text{ s}$ (non-repetitive) ( $V_{CE} = 40 \text{ Vdc}$ ) ( $V_{CE} = 60 \text{ Vdc}$ )	2N3771 2N6257 2N3772	$I_{S/b}$	3.75 3.75 2.5	Adc

\*Indicates JEDEC Registered Data

(1) Pulse Test: 300  $\mu\text{s}$ , Rep. Rate 60 cps.

FIGURE 2 – THERMAL RESPONSE – 2N3771, 2N3772, 2N6257





FIGURE 3 – ACTIVE-REGION SAFE OPERATING AREA – 2N3771, 2N3772, 2N6257



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

Figure 3 is based upon JEDEC registered Data. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} < 200^\circ\text{C}$ .  $T_{J(pk)}$  may be calculated from the data of Figure 2. Using data of Figure 2 and the pulse power limits of Figure 3,  $T_{J(pk)}$  will be found to be less than  $T_{J(max)}$  for pulse widths of 1 ms and less. When using Motorola transistors, it is permissible to increase the pulse power limits until limited by  $T_{J(max)}$ .

FIGURE 4 – SWITCHING TIME TEST CIRCUIT




FIGURE 5 – TURN-ON TIME






FIGURE 6 – TURN-OFF TIME




FIGURE 7 – CAPACITANCE




FIGURE 8 – DC CURRENT GAIN





FIGURE 9 – COLLECTOR SATURATION REGION






# COMPLEMENTARY SILICON POWER TRANSISTORS

The 2N3773 and 2N6609 are PowerBase power transistors designed for high power audio, disk head positioners and other linear applications. These devices can also be used in power switching circuits such as relay or solenoid drivers, dc to dc converters or inverters.

- High Safe Operating Area (100% Tested)  
150 W @ 100 V
- Completely Characterized for Linear Operation
- High DC Current Gain and Low Saturation Voltage  
 $h_{fe} = 15$  (Min) @ 8 A, 4 V  
 $V_{CE(sat)} = 1.4$  V (Max) @  $I_C = 8$  A,  $I_B = 0.8$  A
- For Low Distortion Complementary Designs

## 16 AMPERE COMPLEMENTARY POWER TRANSISTORS

140 VOLTS  
150 WATTS



### \* MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}$	140	Vdc
Collector-Emitter Voltage	$V_{CEX}$	160	Vdc
Collector-Base Voltage	$V_{CBO}$	160	Vdc
Emitter-Base Voltage	$V_{EBO}$	7	Vdc
Collector Current — Continuous	$I_C$	16	Adc
— Peak (1)		30	
Base Current — Continuous	$I_B$	4	Adc
— Peak (1)		15	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	150 0.855	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.17	$^\circ\text{C}/\text{W}$

\*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle  $\leq 10\%$ .



STYLE 1:  
PIN 1: BASE  
2: EMITTER  
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.80	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.  
CASE 11-01  
(TO-3)

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)


Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS (1)</b>				
*Collector-Emitter Breakdown Voltage ( $I_C = 0.2 \text{ Adc}$ , $I_B = 0$ )	$V_{CE0(sus)}$	140	—	Vdc
*Collector-Emitter Sustaining Voltage ( $I_C = 0.1 \text{ Adc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $R_{BE} = 100 \text{ Ohms}$ )	$V_{CEX(sus)}$	160	—	Vdc
Collector-Emitter Sustaining Voltage ( $I_C = 0.2 \text{ Adc}$ , $R_{BE} = 100 \text{ Ohms}$ )	$V_{CER(sus)}$	150	—	Vdc
*Collector Cutoff Current ( $V_{CE} = 120 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	—	10	mAdc
*Collector Cutoff Current ( $V_{CE} = 140 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ ( $V_{CE} = 140 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	— —	2 10	mAdc
Collector Cutoff Current ( $V_{CB} = 140 \text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	—	2	mAdc
*Emitter Cutoff Current ( $V_{BE} = 7 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	5	mAdc
<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain *( $I_C = 8 \text{ Adc}$ , $V_{CE} = 4 \text{ Vdc}$ ) ( $I_C = 16 \text{ Adc}$ , $V_{CE} = 4 \text{ Vdc}$ )	$h_{FE}$	15 5	60	—
Collector-Emitter Saturation Voltage *( $I_C = 8 \text{ Adc}$ , $I_B = 800 \text{ mAdc}$ ) ( $I_C = 16 \text{ Adc}$ , $I_B = 3.2 \text{ Adc}$ )	$V_{CE(sat)}$	— —	1.4 4	Vdc
*Base-Emitter On Voltage ( $I_C = 8 \text{ Adc}$ , $V_{CE} = 4 \text{ Vdc}$ )	$V_{BE(on)}$	—	2.2	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Magnitude of Common-Emitter Small-Signal, Short-Circuit, Forward Current Transfer Ratio ( $I_C = 1 \text{ A}$ , $f = 50 \text{ kHz}$ )	$ h_{fe} $	4	—	—
*Small-Signal Current Gain ( $I_C = 1 \text{ Adc}$ , $V_{CE} = 4 \text{ Vdc}$ , $f = 1 \text{ kHz}$ )	$h_{fe}$	40	—	—
<b>SECOND BREAKDOWN CHARACTERISTICS</b>				
Second Breakdown Collector Current with Base Forward Biased $t = 1 \text{ s}$ (non-repetitive), $V_{CE} = 100 \text{ V}$ , See Figure 12	$I_{S/b}$	1.5	—	Adc

(1) Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

\*Indicates JEDEC Registered Data

## NPN

FIGURE 1 – DC CURRENT GAIN



## PNP

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – COLLECTOR SATURATION REGION




FIGURE 4 – COLLECTOR SATURATION REGION




FIGURE 5 – "ON" VOLTAGE







FIGURE 6 – "ON" VOLTAGE





There are two limitations on the powerhandling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation: i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 7 is based on  $T_{J(pk)} = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} < 200^\circ\text{C}$ . At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.





### 1.3



## SILICON PNP POWER TRANSISTORS


- Total Switching Time @ 3 A  $\approx 1 \mu\text{s}$  (typ)
- Two Gain Ranges:  
 $h_{FE}$  (min) = 15 and 30 @ 3 A (2N3789, 2N3790)  
 25 and 50 @ 1 A (2N3791, 2N3792)
- Low  $V_{CE(sat)} = 0.5 \text{ V}$  (typ) @  $I_C = 4.0 \text{ A}$ ,  $I_B = 0.4 \text{ A}$
- Excellent Safe Area Limits
- Complementary NPN types available – 2N3713 thru 2N3716

## 10 AMPERE

## POWER TRANSISTORS


### PNP SILICON

60-80 VOLTS  
150 WATTS




### MAXIMUM RATINGS

Characteristic	Symbol	2N3789 2N3791	2N3790 2N3792	Unit
Collector-Base Voltage	$V_{CB}$	60	80	Volts
Collector-Emitter Voltage	$V_{CEO}$	60	80	Volts
Emitter-Base Voltage	$V_{EB}$	7.0	7.0	Volts
Collector Current (Continuous)	$I_C$	10	10	Amps
Base Current (Continuous)	$I_B$	4.0	4.0	Amps
Power Dissipation	$P_D$	150	150	Watts
Thermal Resistance	$\theta_{JC}$	1.17	1.17	$^{\circ}\text{C}/\text{W}$
Junction Operating and Storage Temperature Range	$T_J, T_{stg}$	-65 to +200		$^{\circ}\text{C}$



Safe Area Limits are indicated by Figures 15, 16. Both limits are applicable and must be observed.



NOTES:

1. DIMENSIONS Q AND V ARE DATUMS.
2.  $\boxed{-T}$  IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q:

↓ 0.13 (0.005) (M) T V (M)

FOR LEADS:

$\frac{1}{4}$	$\frac{1}{16}$	$\frac{1}{8}$	$\frac{3}{16}$	$\frac{1}{2}$	$\frac{5}{8}$	$\frac{3}{4}$	$\frac{7}{8}$	$1$	$1\frac{1}{8}$	$1\frac{1}{4}$	$1\frac{3}{8}$	$1\frac{1}{2}$	$1\frac{5}{8}$	$1\frac{3}{4}$	$1\frac{7}{8}$	$2$	$2\frac{1}{8}$	$2\frac{1}{4}$	$2\frac{3}{8}$	$2\frac{1}{2}$	$2\frac{5}{8}$	$2\frac{3}{4}$	$2\frac{7}{8}$	$3$	$3\frac{1}{8}$	$3\frac{1}{4}$	$3\frac{3}{8}$	$3\frac{1}{2}$	$3\frac{5}{8}$	$3\frac{3}{4}$	$3\frac{7}{8}$	$4$	$4\frac{1}{8}$	$4\frac{1}{4}$	$4\frac{3}{8}$	$4\frac{1}{2}$	$4\frac{5}{8}$	$4\frac{3}{4}$	$4\frac{7}{8}$	$5$	$5\frac{1}{8}$	$5\frac{1}{4}$	$5\frac{3}{8}$	$5\frac{1}{2}$	$5\frac{5}{8}$	$5\frac{3}{4}$	$5\frac{7}{8}$	$6$	$6\frac{1}{8}$	$6\frac{1}{4}$	$6\frac{3}{8}$	$6\frac{1}{2}$	$6\frac{5}{8}$	$6\frac{3}{4}$	$6\frac{7}{8}$	$7$	$7\frac{1}{8}$	$7\frac{1}{4}$	$7\frac{3}{8}$	$7\frac{1}{2}$	$7\frac{5}{8}$	$7\frac{3}{4}$	$7\frac{7}{8}$	$8$	$8\frac{1}{8}$	$8\frac{1}{4}$	$8\frac{3}{8}$	$8\frac{1}{2}$	$8\frac{5}{8}$	$8\frac{3}{4}$	$8\frac{7}{8}$	$9$	$9\frac{1}{8}$	$9\frac{1}{4}$	$9\frac{3}{8}$	$9\frac{1}{2}$	$9\frac{5}{8}$	$9\frac{3}{4}$	$9\frac{7}{8}$	$10$	$10\frac{1}{8}$	$10\frac{1}{4}$	$10\frac{3}{8}$	$10\frac{1}{2}$	$10\frac{5}{8}$	$10\frac{3}{4}$	$10\frac{7}{8}$	$11$	$11\frac{1}{8}$	$11\frac{1}{4}$	$11\frac{3}{8}$	$11\frac{1}{2}$	$11\frac{5}{8}$	$11\frac{3}{4}$	$11\frac{7}{8}$	$12$	$12\frac{1}{8}$	$12\frac{1}{4}$	$12\frac{3}{8}$	$12\frac{1}{2}$	$12\frac{5}{8}$	$12\frac{3}{4}$	$12\frac{7}{8}$	$13$	$13\frac{1}{8}$	$13\frac{1}{4}$	$13\frac{3}{8}$	$13\frac{1}{2}$	$13\frac{5}{8}$	$13\frac{3}{4}$	$13\frac{7}{8}$	$14$	$14\frac{1}{8}$	$14\frac{1}{4}$	$14\frac{3}{8}$	$14\frac{1}{2}$	$14\frac{5}{8}$	$14\frac{3}{4}$	$14\frac{7}{8}$	$15$	$15\frac{1}{8}$	$15\frac{1}{4}$	$15\frac{3}{8}$	$15\frac{1}{2}$	$15\frac{5}{8}$	$15\frac{3}{4}$	$15\frac{7}{8}$	$16$	$16\frac{1}{8}$	$16\frac{1}{4}$	$16\frac{3}{8}$	$16\frac{1}{2}$	$16\frac{5}{8}$	$16\frac{3}{4}$	$16\frac{7}{8}$	$17$	$17\frac{1}{8}$	$17\frac{1}{4}$	$17\frac{3}{8}$	$17\frac{1}{2}$	$17\frac{5}{8}$	$17\frac{3}{4}$	$17\frac{7}{8}$	$18$	$18\frac{1}{8}$	$18\frac{1}{4}$	$18\frac{3}{8}$	$18\frac{1}{2}$	$18\frac{5}{8}$	$18\frac{3}{4}$	$18\frac{7}{8}$	$19$	$19\frac{1}{8}$	$19\frac{1}{4}$	$19\frac{3}{8}$	$19\frac{1}{2}$	$19\frac{5}{8}$	$19\frac{3}{4}$	$19\frac{7}{8}$	$20$	$20\frac{1}{8}$	$20\frac{1}{4}$	$20\frac{3}{8}$	$20\frac{1}{2}$	$20\frac{5}{8}$	$20\frac{3}{4}$	$20\frac{7}{8}$	$21$	$21\frac{1}{8}$	$21\frac{1}{4}$	$21\frac{3}{8}$	$21\frac{1}{2}$	$21\frac{5}{8}$	$21\frac{3}{4}$	$21\frac{7}{8}$	$22$	$22\frac{1}{8}$	$22\frac{1}{4}$	$22\frac{3}{8}$	$22\frac{1}{2}$	$22\frac{5}{8}$	$22\frac{3}{4}$	$22\frac{7}{8}$	$23$	$23\frac{1}{8}$	$23\frac{1}{4}$	$23\frac{3}{8}$	$23\frac{1}{2}$	$23\frac{5}{8}$	$23\frac{3}{4}$	$23\frac{7}{8}$	$24$	$24\frac{1}{8}$	$24\frac{1}{4}$	$24\frac{3}{8}$	$24\frac{1}{2}$	$24\frac{5}{8}$	$24\frac{3}{4}$	$24\frac{7}{8}$	$25$	$25\frac{1}{8}$	$25\frac{1}{4}$	$25\frac{3}{8}$	$25\frac{1}{2}$	$25\frac{5}{8}$	$25\frac{3}{4}$	$25\frac{7}{8}$	$26$	$26\frac{1}{8}$	$26\frac{1}{4}$	$26\frac{3}{8}$	$26\frac{1}{2}$	$26\frac{5}{8}$	$26\frac{3}{4}$	$26\frac{7}{8}$	$27$	$27\frac{1}{8}$	$27\frac{1}{4}$	$27\frac{3}{8}$	$27\frac{1}{2}$	$27\frac{5}{8}$	$27\frac{3}{4}$	$27\frac{7}{8}$	$28$	$28\frac{1}{8}$	$28\frac{1}{4}$	$28\frac{3}{8}$	$28\frac{1}{2}$	$28\frac{5}{8}$	$28\frac{3}{4}$	$28\frac{7}{8}$	$29$	$29\frac{1}{8}$	$29\frac{1}{4}$	$29\frac{3}{8}$	$29\frac{1}{2}$	$29\frac{5}{8}$	$29\frac{3}{4}$	$29\frac{7}{8}$	$30$	$30\frac{1}{8}$	$3$
---------------	----------------	---------------	----------------	---------------	---------------	---------------	---------------	-----	----------------	----------------	----------------	----------------	----------------	----------------	----------------	-----	----------------	----------------	----------------	----------------	----------------	----------------	----------------	-----	----------------	----------------	----------------	----------------	----------------	----------------	----------------	-----	----------------	----------------	----------------	----------------	----------------	----------------	----------------	-----	----------------	----------------	----------------	----------------	----------------	----------------	----------------	-----	----------------	----------------	----------------	----------------	----------------	----------------	----------------	-----	----------------	----------------	----------------	----------------	----------------	----------------	----------------	-----	----------------	----------------	----------------	----------------	----------------	----------------	----------------	-----	----------------	----------------	----------------	----------------	----------------	----------------	----------------	------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	------	-----------------	-----

4. DIMENSIONS AND TOLERANCES PER  
ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05

### ELECTRICAL CHARACTERISTICS (T<sub>c</sub> = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
Collector-Emitter Sustaining Voltage* ( $I_C = 200 \text{ mAdc}$ , $I_B = 0$ )	2N3789, 2N3791 2N3790, 2N3792	$V_{CE(sus)}^*$	60 80	— —	Vdc
Collector-Emmitter Cutoff Current ( $V_{CE} = 60 \text{ Vdc}$ , $V_{BE} = -1.5 \text{ Vdc}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{BE} = -1.5 \text{ Vdc}$ ) ( $V_{CE} = 60 \text{ Vdc}$ , $V_{BE} = -1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{BE} = -1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	2N3789, 2N3791 2N3790, 2N3792 2N3789, 2N3791 2N3790, 2N3792	$I_{CEX}$	— — — —	1 1 5 5	mAcd
Emitter-Base Cutoff Current ( $V_{EB} = 7 \text{ Vdc}$ )	All Types	$I_{EBO}$	—	5	mAcd
DC Current Gain* ( $I_C = 1 \text{ Adc}$ , $V_{CE} = 2 \text{ Vdc}$ ) ( $I_C = 3 \text{ Adc}$ , $V_{CE} = 2 \text{ Vdc}$ )	2N3789, 2N3790 2N3791, 2N3792 2N3789, 2N3790 2N3791, 2N3792	$h_{FE}^*$	25 50 15 30	90 180 — —	—
Collector-Emitter Saturation Voltage* ( $I_C = 4 \text{ Adc}$ , $I_B = 0.4 \text{ Adc}$ ) ( $I_C = 5 \text{ Adc}$ , $I_B = 0.5 \text{ Adc}$ )	2N3789, 2N3790 2N3791, 2N3792	$V_{CE(sat)}^*$	— —	1.0 1.0	Vdc
Base-Emitter On Voltage* ( $I_C = 5 \text{ A}$ , $V_{CE} = 2 \text{ Vdc}$ ) ( $I_C = 10 \text{ Adc}$ , $V_{CE} = 4 \text{ Vdc}$ )	2N3789, 2N3790 2N3791, 2N3792 All Types	$V_{BE(on)}^*$	— — —	2.0 1.8 4.0	Vdc
Current Gain – Bandwidth Product ( $V_{CE} = 10 \text{ Vdc}$ , $I_C = 0.5 \text{ Adc}$ , $f = 1 \text{ MHz}$ )	All Types	$f_T$	4	—	MHz

\*Sweep Test: 1/2 sine wave cycle @ 60 cps.

FIGURE 2 – TYPICAL SWITCHING TIMES AND TEST CIRCUIT





FIGURE 3 – CURRENT GAIN VARIATIONS




FIGURE 4 – CURRENT GAIN VARIATIONS




FIGURE 5 – SATURATION VOLTAGES





FIGURE 6 – TEMPERATURE COEFFICIENTS



SAFE OPERATING AREAS

FIGURE 7 – 2N3789, 2N3791





FIGURE 8 – 2N3790, 2N3792



V<sub>CE</sub> COLLECTOR-EMITTER VOLTAGE (VOLTS)

The Safe Operating Area Curves indicate  $I_C - V_{CE}$  limits below which the device will not go into secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a collector-emitter short.

(Duty cycle of the excursions make no significant change in these safe areas.) To insure operation below the maximum  $T_J$ , the power temperature derating curve must be observed for both steady state and pulse power conditions.

FIGURE 9 – CUT-OFF REGION TRANSCONDUCTANCE





FIGURE 10 – COLLECTOR CUT-OFF CURRENT versus BASE-EMITTER RESISTANCE



# 2N3902 NPN



**MOTOROLA**

1.3


## HIGH VOLTAGE NPN SILICON TRANSISTORS

... designed for use in high-voltage inverters, converters, switching regulators and line operated amplifiers.

- High Collector-Emitter Voltage —  $V_{CEX} = 700 \text{ Vdc}$
- Excellent DC Current Gain —  
 $h_{FE} = 10 \text{ (Min) @ } I_C = 2.5 \text{ Adc}$
- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 0.8 \text{ Vdc (Max) @ } I_C = 1.0 \text{ Adc}$

**3.5 AMPERE  
POWER TRANSISTORS  
NPN SILICON**

**400 VOLTS  
100 WATTS**





### \*MAXIMUM RATINGS

Rating	Symbol	2N3902	Unit
Collector-Emitter Voltage	$V_{CEO}$	400	Vdc
Collector-Emitter Voltage	$V_{CEX}$	700	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0	Vdc
Collector Current — Continuous	$I_C$	3.5	Adc
Base Current	$I_B$	2.0	Adc
Total Device Dissipation @ $T_C = 75^\circ\text{C}$	$P_D$	100	Watts
Derate above $75^\circ\text{C}$		1.33	Watts/ $^\circ\text{C}$
Operating Junction Temperature Range	$T_J$	-65 to +150	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-65 to +200	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	0.75	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data



#### NOTES:

1. DIMENSIONS Q AND V ARE DATUMS.
2. [T] IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q:

$$\phi \pm 0.13 (0.005) \text{ (M) T V (M)}$$

FOR LEADS:

$$\phi \pm 0.13 (0.005) \text{ (M) T V (M) Q (M)}$$

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165



CASE 1-05





**\*ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage ( $I_C = 100\text{ mA}$ , $I_B = 0$ ) (See Figure 12)	$V_{CE(sus)}$	325	—	Vdc
Collector Cutoff Current ( $V_{CE} = 400\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	0.25	—	mA
Collector Cutoff Current ( $V_{CE} = 700\text{ Vdc}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 400\text{ Vdc}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ , $T_C = 125^\circ\text{C}$ )	$I_{CEX}$	—	2.5 0.5	mA
Emitter Cutoff Current ( $V_{BE} = 5.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	5.0	mA
<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 1.0\text{ A}$ , $V_{CE} = 5.0\text{ Vdc}$ ) ( $I_C = 2.5\text{ A}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	30 10	90 —	—
Collector-Emitter Saturation Voltage ( $I_C = 1.0\text{ A}$ , $I_B = 0.1\text{ A}$ ) ( $I_C = 2.5\text{ A}$ , $I_B = 0.5\text{ A}$ )	$V_{CE(sat)}$	— —	0.8 2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 1.0\text{ A}$ , $I_B = 0.1\text{ A}$ ) ( $I_C = 2.5\text{ A}$ , $I_B = 0.5\text{ A}$ )	$V_{BE(sat)}$	— —	1.5 2.0	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain—Bandwidth Product ( $I_C = 0.2\text{ A}$ , $V_{CE} = 10\text{ Vdc}$ )	$f_T$	2.8	—	MHz

\*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .**FIGURE 2 — SWITCHING TIMES TEST CIRCUIT****FIGURE 3 — TURN-ON TIME**



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_J(pk) = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Pulse curves are valid for duty cycles of 10% provided  $T_J(pk) \leq 150^\circ\text{C}$ . At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.





FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – "ON" VOLTAGES




FIGURE 10 – COLLECTOR CUT-OFF REGION




FIGURE 11 – TEMPERATURE COEFFICIENTS






FIGURE 12 – COLLECTOR-EMITTER SUSTAINING VOLTAGE TEST CIRCUITS AND LOAD LINES



# 2N4231A thru 2N4233A NPN 2N6312 thru 2N6314 PNP



**MOTOROLA**

1.3

## COMPLEMENTARY SILICON MEDIUM-POWER TRANSISTORS

... designed for general-purpose power amplifier and switching applications.

- Low Collector-Emitter Saturation Voltage –  $V_{CE(sat)} = 0.7 \text{ Vdc (Max) @ } I_C = 1.5 \text{ Adc}$
- Low Leakage Current –  $I_{CEX} = 0.1 \text{ mAdc (Max)}$
- Excellent DC Current Gain –  $h_{FE} = 25\text{-}100 @ I_C = 1.5 \text{ Adc}$
- High Current Gain – Bandwidth Product –  $f_T = 4.0 \text{ MHz @ } I_C = 0.25 \text{ Adc}$

### \*MAXIMUM RATINGS


Rating	Symbol	2N4231A 2N6312	2N4232A 2N6313	2N4233A 2N6314	Unit
Collector-Emitter Voltage	$V_{CEO}$	40	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	40	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0			Vdc
Collector Current – Continuous	$I_C$	5.0			Adc
Peak		10			
Base Current	$I_B$	2.0			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	75			Watts
Derate above $25^\circ\text{C}$		0.43			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200			$^\circ\text{C}$

### \* THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	2.32	$^\circ\text{C/W}$

\* Indicates JEDEC registered data. (All values meet or exceed JEDEC registered data).



FIGURE 1 – POWER DERATING



## 5.0 AMPERE

## COMPLEMENTARY SILICON POWER TRANSISTORS

40-60-80 VOLTS  
75 WATTS




STYLE 1:

PIN 1: BASE

2: EMITTER

CASE: COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02

TO-66

# 2N4231A thru 2N4233A NPN, 2N6312 thru 2N6314 PNP


## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>*OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 100\text{ mAdc}$ , $I_B = 0$ )	$V_{CE(sus)}$	2N4231A, 2N6312 2N4232A, 2N6313 2N4233A, 2N6314	40 60 80	Vdc
Collector Cutoff Current ( $V_{CE} = 30\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 50\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 70\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	2N4231A, 2N6312 2N4232A, 2N6313 2N4233A, 2N6314	— 1.0 1.0 1.0	mA
Collector Cutoff Current ( $V_{CE} = 40\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 60\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 80\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 40\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 60\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 80\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	2N4231A, 2N6312 2N4232A, 2N6313 2N4233A, 2N6314 2N4231A, 2N6312 2N4232A, 2N6313 2N4233A, 2N6314	— 0.1 0.1 0.1 1.0 1.0 1.0	mA
Collector Cutoff Current ( $V_{CB} = 40\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 60\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 80\text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	2N4231A, 2N6312 2N4232A, 2N6313 2N4233A, 2N6314	— 0.05 0.05 0.05	mA
Emitter Cutoff Current ( $V_{BE} = 5.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$		0.5	mA
<b>ON CHARACTERISTICS</b>				
DC Current Gain (1) *( $I_C = 0.5\text{ Adc}$ , $V_{CE} = 2.0\text{ Vdc}$ ) *( $I_C = 1.5\text{ Adc}$ , $V_{CE} = 2.0\text{ Vdc}$ ) *( $I_C = 3.0\text{ Adc}$ , $V_{CE} = 2.0\text{ Vdc}$ ) ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$h_{FE}$		40 25 10 4.0	—
*Collector-Emitter Saturation Voltage (1) ( $I_C = 1.5\text{ Adc}$ , $I_B = 0.15\text{ Adc}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.3\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.25\text{ Adc}$ )	$V_{CE(sat)}$		— 0.7 2.0 4.0	Vdc
*Base-Emitter On Voltage (1) ( $I_E = 1.5\text{ Adc}$ , $V_{CE} = 2.0\text{ Vdc}$ )	$V_{BE(on)}$		— 1.4	Vdc
<b>*DYNAMIC CHARACTERISTICS</b>				
Current Gain — Bandwidth Product ( $I_C = 0.5\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ , $f_{test} = 1.0\text{ MHz}$ )	$f_T$	4.0	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 0.1\text{ MHz}$ )	$C_{ob}$		300	pF
Small-Signal Current Gain ( $I_C = 0.5\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1.0\text{ kHz}$ )	$h_{fe}$	20	—	—

\*Indicates JEDEC registered data.

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

FIGURE 2 — SWITCHING TIME TEST CIRCUIT




FOR CURVES OF FIGURES 3 AND 6,  $R_B$  AND  $R_C$  ARE VARIED TO OBTAIN DESIRED CURRENT LEVELS

D1 MUST BE FAST RECOVERY TYPE, eg

MSD5300 USED ABOVE  $I_B \approx 100\text{ mA}$

MSD6100 USED BELOW  $I_B \approx 100\text{ mA}$

FIGURE 3 — TURN "ON" TIME





# 2N4231A thru 2N4233A NPN, 2N6312 thru 2N6314 PNP

1.3

FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor; average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_J(pk) = 200^{\circ}\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) < 200^{\circ}\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power than can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - TURN "OFF" TIME






FIGURE 7 - CAPACITANCE




# 2N4231A thru 2N4233A NPN, 2N6312 thru 2N6314 PNP

NPN  
2N4231A thru 2N4233A

FIGURE 8 - DC CURRENT GAIN



PNP  
2N6312 thru 2N6314



1.3

FIGURE 9 - COLLECTOR SATURATION REGION







FIGURE 10 - "ON" VOLTAGES



2N4398  
2N4399  
2N5745



MOTOROLA

1.3

# PNP SILICON HIGH-POWER TRANSISTORS

... designed for use in power amplifier and switching circuits.

- Low Collector-Emitter Saturation Voltage —  $V_{CE(sat)} = 1.0 \text{ Vdc (Max) @ } I_C = 15 \text{ Adc (2N4398, 2N4399)}$
- DC Current Gain Specified — 1.0 to 30 Adc
- Complements to NPN 2N5301, 2N5302, 2N5303

## 20, 30 AMPERE POWER TRANSISTORS PNP SILICON

40-60-180 VOLTS  
200 WATTS

### \*MAXIMUM RATINGS

Rating	Symbol	2N4398	2N4399	2N5745	Unit
Collector-Emitter Voltage	$V_{CEO}$	40	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	40	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0			Vdc
Collector Current — Continuous	$I_C$	30	30	20	Adc
Peak		50	50	50	
Base Current — Continuous	$I_B$	7.5			Adc
Peak		15			
Total Device Dissipation @ $T_A = 25^\circ\text{C}^{**}$	$P_D$	5.0			Watts
Derate above $25^\circ\text{C}$		28.6			mW/ $^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	200			Watts
Derate above $25^\circ\text{C}$		1.15			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200			$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	0.875	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$\theta_{JA}$	35	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data

\*\*Motorola guarantees this data in addition to JEDEC Registered Data.






FIGURE 1 — POWER-TEMPERATURE DERATING CURVE



Safe Area Curves are indicated by Figure 13. All limits are applicable and must be observed.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

CASE 11-01  
(TO-3)

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage(1) ( $I_C = 200\text{ mAdc}$ , $I_B = 0$ )	$V_{CE(sus)}$			Vdc
	2N4398	40	-	
	2N4399	60	-	
	2N5745	80	-	
Collector Cutoff Current ( $V_{CE} = 40\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 60\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 80\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	-	5.0 5.0 5.0	mA <sub>dc</sub>
Collector Cutoff Current ( $V_{CE} = 40\text{ Vdc}$ , $V_{BE(on)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 60\text{ Vdc}$ , $V_{BE(on)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 80\text{ Vdc}$ , $V_{BE(on)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 30\text{ Vdc}$ , $V_{BE(on)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 80\text{ Vdc}$ , $V_{BE(on)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	-	5.0 5.0 5.0 10 10	mA <sub>dc</sub>
Collector Cutoff Current ( $V_{CB} = 40\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 60\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 80\text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	-	1.0 1.0 1.0	mA <sub>dc</sub>
Emitter Cutoff Current ( $V_{EE} = 5.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	-	5.0	mA <sub>dc</sub>
<b>ON CHARACTERISTICS</b>				
DC Current Gain(1) ( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 2.0\text{ Vdc}$ ) ( $I_C = 10\text{ Adc}$ , $V_{CE} = 2.0\text{ Vdc}$ ) ( $I_C = 15\text{ Adc}$ , $V_{CE} = 2.0\text{ Vdc}$ ) ( $I_C = 20\text{ Adc}$ , $V_{CE} = 2.0\text{ Vdc}$ ) ( $I_C = 30\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$h_{FE}$	40 15 15 5.0 5.0	- 60 60 - -	-
Collector-Emitter Saturation Voltage(1) ( $I_C = 10\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 15\text{ Adc}$ , $I_B = 1.5\text{ Adc}$ ) ( $I_C = 20\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ ) ( $I_C = 20\text{ Adc}$ , $I_B = 4.0\text{ Adc}$ ) ( $I_C = 30\text{ Adc}$ , $I_B = 6.0\text{ Adc}$ )	$V_{CE(sat)}$	- - - - -	0.75 1.0 1.0 1.5 2.0 4.0	Vdc
Base-Emitter Saturation Voltage(1) ( $I_C = 10\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ )** ( $I_C = 15\text{ Adc}$ , $I_B = 1.5\text{ Adc}$ ) ( $I_C = 20\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ )** ( $I_C = 20\text{ Adc}$ , $I_B = 4.0\text{ Adc}$ )	$V_{BE(sat)}$	- - - -	1.6 1.7 1.85 2.0 2.5 2.5	Vdc
Base-Emitter On Voltage(1) ( $I_C = 10\text{ Adc}$ , $V_{CE} = 2.0\text{ Vdc}$ ) ( $I_C = 15\text{ Adc}$ , $V_{CE} = 2.0\text{ Vdc}$ ) ( $I_C = 20\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ ) ( $I_C = 30\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$V_{BE(on)}$	- - - -	1.5 1.7 2.5 3.0	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain-Bandwidth Product(2) ( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1.0\text{ MHz}$ )	$f_T$	4.0 2.0	- -	MHz
Small-Signal Current Gain ( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1.0\text{ kHz}$ )	$h_{fe}$	40	-	-
<b>SWITCHING CHARACTERISTICS (See Figures 2 and 3)</b>				
Rise Time ( $V_{CE} = 30\text{ Vdc}$ , $I_C = 10\text{ Adc}$ , $I_{B1} = I_{B2} = 1.0\text{ Adc}$ )	$t_r$	-	0.4 1.0	$\mu\text{s}$
Storage Time	$t_s$	-	1.5 2.0	$\mu\text{s}$
Fall Time	$t_f$	-	0.6 1.0	$\mu\text{s}$



\*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .\*\*Motorola Guarantees this Data in Addition to JEDEC Registered Data. (2)  $f_T$  is defined as the frequency at which  $|h_{fe}|$  extrapolates to unity.

## SWITCHING TIME EQUIVALENT TEST CIRCUITS

FIGURE 2 - TURN-ON TIME

FIGURE 3 - TURN-OFF TIME



## TYPICAL "ON" REGION CHARACTERISTICS

FIGURE 4 — DC CURRENT GAIN




FIGURE 5 — COLLECTOR SATURATION REGION




FIGURE 6 — "ON" VOLTAGES






FIGURE 7 — TEMPERATURE COEFFICIENTS





## RATINGS AND THERMAL DATA


FIGURE 8 — ACTIVE REGION SAFE OPERATING AREA




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 8 is based on  $T_{J(pk)} = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 200^\circ\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 9. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 9 — THERMAL RESPONSE



## DESIGN NOTE: USE OF TRANSIENT THERMAL RESISTANCE DATA



A train of periodical power pulses can be represented by the model as shown in Figure A. Using the model and the device thermal response, the normalized effective transient thermal resistance of Figure 9 was calculated for various duty cycles.

To find  $\theta_{JC}(t)$ , multiply the value obtained from Figure 9 by the steady state value  $\theta_{JC}(\infty)$ .

Example:

The 2N4398 is dissipating 100 watts under the following conditions:  $t_1 = 1.0$  ms,  $t_p = 5.0$  ms. ( $D = 0.2$ )

Using Figure 9, at a pulse width of 1.0 ms and  $D = 0.2$ , the reading of  $r(t)$  is 0.28.

The peak rise in junction temperature is therefore

$$T = r(t) \times P_p \times \theta_{JC}(\infty) = 0.28 \times 100 \times 0.875 = 24.5^\circ\text{C}$$

# 2N4898 thru 2N4900



**MOTOROLA**

1.3

## MEDIUM-POWER PNP SILICON TRANSISTORS

... designed for driver circuits, switching, and amplifier applications.  
These high-performance devices feature:

- Low Saturation Voltage —  $V_{CE(sat)} = 0.6 \text{ V max @ } I_C = 1.0 \text{ Amp}$
- Excellent Safe Operating Area
- Gain Specified to  $I_C = 1.0 \text{ Ampere}$
- 2N4900 Complementary to NPN 2N4912

## MAXIMUM RATINGS

Rating	Symbol	2N4898	2N4899	2N4900	Unit
Collector-Emitter Voltage	$V_{CEO}$	40	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	40	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0			Vdc
Collector Current — Continuous*	$I_C^*$	1.0			Adc
		4.0			
Base Current	$I_B$	1.0			Adc
Total Device Dissipation $T_C = 25^\circ\text{C}$	$P_D$	25			Watts
Derate above $25^\circ\text{C}$		0.143			W/ $^\circ\text{C}$
Operating & Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200			$^\circ\text{C}$


## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	7.0	$^\circ\text{C/W}$

\*The 1.0 Amp maximum  $I_C$  value is based upon JEDEC current gain requirements.

The 4.0 Amp maximum value is based upon actual current-handling capability of the device (see Figure 5).

FIGURE 1 — POWER-TEMPERATURE DERATING CURVE




Safe Area Curves are indicated by Figure 5. All limits are applicable and must be observed.


4 AMPERE

## GENERAL PURPOSE POWER TRANSISTORS

40-80 VOLTS  
25 WATTS



STYLE 1:  
PIN 1. BASE  
2. EMITTER  
CASE. COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02  
TO-66

2N4898 thru 2N4900

ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
Collector-Emitter Sustaining Voltage* (I <sub>C</sub> = 0.1 Adc, I <sub>B</sub> = 0)	2N4898 2N4899 2N4900	V <sub>CEO(sus)</sub> *	40 60 80	- - -	Vdc
Collector Cutoff Current (V <sub>CE</sub> = 20 Vdc, I <sub>B</sub> = 0) (V <sub>CE</sub> = 30 Vdc, I <sub>B</sub> = 0) (V <sub>CE</sub> = 40 Vdc, I <sub>B</sub> = 0)	2N4898 2N4899 2N4900	I <sub>CEO</sub>	- - -	0.5 0.5 0.5	mAcd
Collector Cutoff Current (V <sub>CE</sub> = Rated V <sub>CEO</sub> , V <sub>BE(off)</sub> = 1.5 Vdc) (V <sub>CE</sub> = Rated V <sub>CEO</sub> , V <sub>BE(off)</sub> = 1.5 Vdc, T <sub>C</sub> = 150°C)		I <sub>CEX</sub>	- -	0.1 1.0	mAcd
Collector Cutoff Current (V <sub>CB</sub> = Rated V <sub>CB</sub> , I <sub>E</sub> = 0)		I <sub>CBO</sub>	-	0.1	mAcd
Emitter Cutoff Current (V <sub>BE</sub> = 5.0 Vdc, I <sub>C</sub> = 0)		I <sub>EBO</sub>	-	1.0	mAcd

1.3

ON CHARACTERISTICS

DC Current Gain* (I <sub>C</sub> = 50 mAcd, V <sub>CE</sub> = 1.0 Vdc) (I <sub>C</sub> = 500 mAcd, V <sub>CE</sub> = 1.0 Vdc) (I <sub>C</sub> = 1.0 Adc, V <sub>CE</sub> = 1.0 Vdc)		h <sub>FE</sub> *	40 20 10	- 100 -	-
Collector-Emitter Saturation Voltage* (I <sub>C</sub> = 1.0 Adc, I <sub>B</sub> = 0.1 Adc)		V <sub>CE(sat)</sub> *	-	0.6	Vdc
Base-Emitter Saturation Voltage* (I <sub>C</sub> = 1.0 Adc, I <sub>B</sub> = 0.1 Adc)		V <sub>BE(sat)</sub> *	-	1.3	Vdc
Base-Emitter On Voltage* (I <sub>C</sub> = 1.0 Adc, V <sub>CE</sub> = 1.0 Vdc)		V <sub>BE(on)</sub> *	-	1.3	Vdc

SMALL SIGNAL CHARACTERISTICS

Current-Gain-Bandwidth Product (I <sub>C</sub> = 250 mAcd, V <sub>CE</sub> = 10 Vdc, f = 1.0 MHz)		f <sub>T</sub>	3.0	-	MHz
Output Capacitance (V <sub>CB</sub> = 10 Vdc, I <sub>E</sub> = 0, f = 100 kHz)		C <sub>ob</sub>	-	100	pF
Small-Signal Current Gain (I <sub>C</sub> = 250 mAcd, V <sub>CE</sub> = 10 Vdc, f = 1.0 kHz)		h <sub>fe</sub>	25	-	-

\* Pulse Test: PW ≈ 300 μs, Duty Cycle ≈ 2.0%

FIGURE 2 – SWITCHING TIME EQUIVALENT CIRCUIT




FIGURE 3 – TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



The safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor which must be observed for reliable operation. Collector load lines for specific circuits must fall below the limits indicated by the applicable curve.

The data of Figure 5 is based upon  $T_{J(pk)} = 200^\circ\text{C}$ ;  $T_C$  is variable depending upon conditions. Pulse curves are valid for duty cycles to 10% provided  $T_{J(pk)} = 200^\circ\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power which can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 6 – STORAGE TIME





FIGURE 7 – FALL TIME





# MOTOROLA

# 2N4912

# 1.3

## NPN SILICON TRANSISTOR

... designed for driver circuits, switching, and amplifier applications.  
This high-performance device features:

- Low Saturation Voltage —  $V_{CE(sat)} = 0.6 \text{ V max @ } I_C = 1.0 \text{ Amp}$
- Excellent Safe Operating Area
- Gain Specified to  $I_C = 1.0 \text{ Amp}$
- Complement to PNP 2N4900

## 1 AMPERE

## NPN SILICON POWER TRANSISTOR

80 VOLTS  
25 WATTS

## MAXIMUM RATINGS



Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}$	80	Vdc
Collector-Base Voltage	$V_{CB}$	80	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0	Vdc
Collector Current — Continuous*	$I_C$	1.0	Adc
Base Current — Continuous	$I_B$	1.0	Adc
Total Device Dissipation $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	25 0.143	Watts mW/ $^\circ\text{C}$
Operating & Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200	$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	7.0	$^\circ\text{C/W}$

\*The 1.0 Amp maximum  $I_C$  value is based upon JEDEC current gain requirements.

FIGURE 1 — POWER-TEMPERATURE DERATING CURVE



STYLE 1  
PIN 1 BASE  
2 EMITTER  
CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14		0.360	
P		1.27		0.050
D	3.61	3.86	0.142	0.152
S		8.89		0.350
T		3.60		0.145
U		19.75		0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02  
TO 66





FIGURE 4 — THERMAL RESPONSE





FIGURE 5 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_{J(pk)} = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Pulse curves are valid for duty cycles of 10% provided  $T_{J(pk)} \leq 200^\circ\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 6 — STORAGE TIME





FIGURE 7 — FALL TIME



# 2N4918 thru 2N4920



**MOTOROLA**

1.3

## MEDIUM-POWER PLASTIC PNP SILICON TRANSISTORS

... designed for driver circuits, switching, and amplifier applications. These high-performance plastic devices feature:

- Low Saturation Voltage —  $V_{CE(sat)} = 0.6 \text{ Vdc (Max) @ } I_C = 1.0 \text{ Amp}$
- Excellent Power Dissipation Due to Thermopad Construction —  $P_D = 30 \text{ @ } T_C = 25^\circ\text{C}$
- Excellent Safe Operating Area
- Gain Specified to  $I_C = 1.0 \text{ Amp}$
- Complement to NPN 2N4921, 2N4922, 2N4923

### \*MAXIMUM RATINGS

Ratings	Symbol	2N4918	2N4919	2N4920	Unit
Collector-Emitter Voltage	$V_{CEO}$	40	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	40	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	— 5.0 —			Vdc
Collector Current - Continuous (1)	$I_C^*$	— 1.0 —			Adc
		— 3.0 —			
Base Current	$I_B$	— 1.0 —			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	30	0.24		Watts $W/^\circ\text{C}$
Operating & Storage Junction Temperature Range	$T_J, T_{stg}$	— 65 to +150 —			$^\circ\text{C}$

### THERMAL CHARACTERISTICS (2)


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	4.16	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data for 2N4918 Series

- (1) The 1.0 Amp maximum  $I_C$  value is based upon JEDEC current gain requirements.  
The 3.0 Amp maximum value is based upon actual current-handling capability of the device (See Figure 5).



- (2) Recommend use of thermal compound for lowest thermal resistance.

FIGURE 1 — POWER DERATING



## 3 AMPERE GENERAL-PURPOSE POWER TRANSISTORS

40-80 VOLTS  
30 WATTS



STYLE 1  
PIN 1. EMITTER  
2. COLLECTOR  
3. BASE

DIM	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	30 TYP		30 TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	1.27	0.040	—

CASE 77-04  
TO-126

## 2N4918 thru 2N4920

ELECTRICAL CHARACTERISTICS ( $T_C = 25^{\circ}\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 0.1 \text{ A dc}$ , $I_B = 0$ )	$V_{CE(sus)}$	40 60 80	— — —	Vdc
Collector Cutoff Current ( $V_{CE} = 20 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 30 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 40 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— — —	0.5 0.5 0.5	mAdc
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEO}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = \text{Rated } V_{CEO}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 125^\circ\text{C}$ )	$I_{CEX}$	— —	0.1 0.5	mAdc
Collector Cutoff Current ( $V_{CB} = \text{Rated } V_{CB}$ , $I_E = 0$ )	$I_{CBO}$	—	0.1	mAdc
Emitter Cutoff Current ( $V_{BE} = 5.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mAdc
<b>ON CHARACTERISTICS</b>				
DC Current Gain (1) ( $I_C = 50 \text{ mAdc}$ , $V_{CE} = 1.0 \text{ Vdc}$ ) ( $I_C = 500 \text{ mAdc}$ , $V_{CE} = 1.0 \text{ Vdc}$ ) ( $I_C = 1.0 \text{ A dc}$ , $V_{CE} = 1.0 \text{ Vdc}$ )	$h_{FE}$	40 30 10	— 150 —	—
Collector-Emitter Saturation Voltage (1) ( $I_C = 1.0 \text{ A dc}$ , $I_B = 0.1 \text{ A dc}$ )	$V_{CE(sat)}$	—	0.6	Vdc
Base-Emitter Saturation Voltage (1) ( $I_C = 1.0 \text{ A dc}$ , $I_B = 0.1 \text{ A dc}$ )	$V_{BE(sat)}$	—	1.3	Vdc
Base-Emitter On Voltage (1) ( $I_C = 1.0 \text{ A dc}$ , $V_{CE} = 1.0 \text{ Vdc}$ )	$V_{BE(on)}$	—	1.3	Vdc
<b>SMALL-SIGNAL CHARACTERISTICS</b>				
Current-Gain – Bandwidth Product ( $I_C = 250 \text{ mAdc}$ , $V_{CE} = 10 \text{ Vdc}$ , $f = 1.0 \text{ MHz}$ )	$f_T$	3.0	—	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 100 \text{ kHz}$ )	$C_{ob}$	—	100	pF
Small-Signal Current Gain ( $I_C = 250 \text{ mAdc}$ , $V_{CE} = 10 \text{ Vdc}$ , $f = 1.0 \text{ kHz}$ )	$h_{fe}$	25	—	—

\*Indicates JEDEC Registered Data

(1) Pulse Test:  $PW \approx 300 \mu s$ , Duty Cycle  $\approx 2.0\%$

FIGURE 2 – SWITCHING TIME EQUIVALENT CIRCUIT




FIGURE 3 – TURN-ON TIME




FIGURE 4 — THERMAL RESPONSE





FIGURE 5 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  operation i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 150^\circ\text{C}$ . At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 — STORAGE TIME





FIGURE 7 — FALL TIME





## TYPICAL DC CHARACTERISTICS

FIGURE 8 — CURRENT GAIN




FIGURE 9 — COLLECTOR SATURATION REGION




FIGURE 10 — EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 11 — "ON" VOLTAGE




FIGURE 12 — COLLECTOR CUTOFF REGION





FIGURE 13 — TEMPERATURE COEFFICIENTS





## MEDIUM-POWER PLASTIC NPN SILICON TRANSISTORS

... designed for driver circuits, switching, and amplifier applications. These high-performance plastic devices feature:

- Low Saturation Voltage —  $V_{CE(sat)} = 0.6 \text{ Vdc (Max) @ } I_C = 1.0 \text{ Amp}$
- Excellent Power Dissipation Due to Thermopad Construction —  $P_D = 30 \text{ W @ } T_C = 25^\circ\text{C}$
- Excellent Safe Operating Area
- Gain Specified to  $I_C = 1.0 \text{ Amp}$
- Complement to PNP 2N4918, 2N4919, 2N4920

### \*MAXIMUM RATINGS

Rating	Symbol	2N4921	2N4922	2N4923	Unit
Collector-Emitter Voltage	$V_{CEO}$	40	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	40	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	— 5.0 —			Vdc
Collector Current — Continuous (1)	$I_C$	— 1.0 — — 3.0 —			Adc
Base Current — Continuous	$I_B$	— 1.0 —			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	30			Watts
Derate above $25^\circ\text{C}$		0.24			W/°C
Operating & Storage Junction Temperature Range	$T_J, T_{stg}$	— 65 to +150 —			°C

### THERMAL CHARACTERISTICS (2)


Characteristic	Symbol	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	4.16

(1) The 1.0 Amp maximum  $I_C$  value is based upon JEDEC current gain requirements.  
The 3.0 Amp maximum value is based upon actual current-handling capability of the device (see Figures 5 and 6)

(2) Recommend use of thermal compound for lowest thermal resistance.

\*Indicates JEDEC Registered Data.



FIGURE 1 — POWER DERATING



Safe Area Curves are indicated by Figure 5 All limits are applicable and must be observed

## 3 AMPERE GENERAL-PURPOSE POWER TRANSISTORS

40-80 VOLTS  
30 WATTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3° TYP		3° TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.99	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-04  
TO-126

# 2N4921 thru 2N4923

## \*ELECTRICAL CHARACTERISTICS ( $T_C = 25^{\circ}\text{C}$ unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
----------------	--	--------	-----	-----	------

### OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage (1) ( $I_C = 0.1 \text{ A dc}$ , $I_B = 0$ )	2N4921 2N4922 2N4923	$V_{CE(sus)}$	40 60 80	— —	Vdc
Collector Cutoff Current ( $V_{CE} = 20 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 30 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 40 \text{ Vdc}$ , $I_B = 0$ )	2N4921 2N4922 2N4923	$I_{CEO}$	— — —	0.5 0.5 0.5	mA dc
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEO}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = \text{Rated } V_{CEO}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ , $T_C = 125^{\circ}\text{C}$ )		$I_{CEX}$	— —	0.1 0.5	mA dc
Collector Cutoff Current ( $V_{CB} = \text{Rated } V_{CB}$ , $I_E = 0$ )		$I_{CBO}$	—	0.1	mA dc
Emitter Cutoff Current ( $V_{EB} = 5.0 \text{ Vdc}$ , $I_C = 0$ )		$I_{EBO}$	—	1.0	mA dc

### ON CHARACTERISTICS

DC Current Gain (1) ( $I_C = 50 \text{ mA dc}$ , $V_{CE} = 1.0 \text{ Vdc}$ ) ( $I_C = 500 \text{ mA dc}$ , $V_{CE} = 1.0 \text{ Vdc}$ ) ( $I_C = 1.0 \text{ A dc}$ , $V_{CE} = 1.0 \text{ Vdc}$ )		$h_{FE}$	40 30 10	— 150 —	—
Collector-Emitter Saturation Voltage (1) ( $I_C = 1.0 \text{ A dc}$ , $I_B = 0.1 \text{ A dc}$ )		$V_{CE(sat)}$	—	0.6	Vdc
Base-Emitter Saturation Voltage (1) ( $I_C = 1.0 \text{ A dc}$ , $I_B = 0.1 \text{ A dc}$ )		$V_{BE(sat)}$		1.3	Vdc
Base-Emitter On Voltage (1) ( $I_C = 1.0 \text{ A dc}$ , $V_{CE} = 1.0 \text{ Vdc}$ )		$V_{BE(on)}$	—	1.3	Vdc

### SMALL-SIGNAL CHARACTERISTICS

Current-Gain — Bandwidth Product ( $I_C = 250 \text{ mA dc}$ , $V_{CE} = 10 \text{ Vdc}$ , $f = 1.0 \text{ MHz}$ )		$f_T$	3.0		MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 100 \text{ kHz}$ )		$C_{ob}$	—	100	pF
Small-Signal Current Gain ( $I_C = 250 \text{ mA dc}$ , $V_{CE} = 10 \text{ Vdc}$ , $f = 1.0 \text{ kHz}$ )		$h_{fe}$	25		—

(1) Pulse Test:  $PW \approx 300 \mu\text{s}$ , Duty Cycle  $\approx 2.0\%$ .

\*Indicates JEDEC Registered Data

FIGURE 2 — SWITCHING TIME EQUIVALENT CIRCUIT




FIGURE 3 — TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE – REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  operation i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_J(pk) = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) \leq 150^\circ\text{C}$ . At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – STORAGE TIME




FIGURE 7 – FALL TIME




FIGURE 8 – CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 11 – "ON" VOLTAGE




FIGURE 12 – COLLECTOR CUTOFF REGION





FIGURE 13 – TEMPERATURE COEFFICIENTS





**2N5038**  
**2N5039**



**MOTOROLA**

**1.3**

# NPN SILICON TRANSISTORS

... fast switching speeds and high current capacity ideally suit these parts for use in switching regulators, inverters, wide-band amplifiers and power oscillators in industrial and commercial applications.

- High Speed —  $t_f = 0.5 \mu s$  (Max)
- High Current —  $I_{C(max)} = 30$  Amps
- Low Saturation —  $V_{CE(sat)} = 2.5$  V (Max) @  $I_C = 20$  Amps

## \*MAXIMUM RATINGS

Rating	Symbol	2N5038	2N5039	Unit
Collector-Base Voltage	$V_{CBO}$	150	120	Vdc
Collector-Emitter Voltage	$V_{CEV}$	150	120	Vdc
Emitter-Base Voltage	$V_{EBO}$	7		Vdc
Collector Current — Continuous	$I_C$	20		Adc
Peak (1)	$I_{CM}$	30		
Base Current — Continuous	$I_B$	5		Adc
Total Device Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	$P_D$	140	0.8	Watts W/ $^\circ C$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ C$


## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.25	$^\circ C/W$

\*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width  $\leq 10$  ms, Duty Cycle  $\leq 50\%$ .



**FIGURE 1 — SWITCHING TIME TEST CIRCUIT**



**20 AMPERE**

# NPN SILICON POWER TRANSISTORS

**75 and 90 VOLTS  
140 WATTS**



STYLE 1  
PIN 1, BASE  
CASE, EMITTER  
COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	38.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.23	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120

CASE 1-04

NOTES:

1. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-3 OUTLINE SHALL APPLY.


\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted).

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 200\text{ mAdc}$ , $I_B = 0$ )	$V_{CE(sus)}$	90 75	—	Vdc
Collector Cutoff Current ( $V_{CE} = 140\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ V}$ )	$I_{CEX}$	—	50	mAdc
( $V_{CE} = 110\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ V}$ )		—	50	
( $V_{CE} = 100\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )		—	10	
( $V_{CE} = 85\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )		—	10	
Emitter Cutoff Current ( $V_{EB} = 5\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	5	mAdc
( $V_{EB} = 5\text{ Vdc}$ , $I_C = 0$ )		—	15	
( $V_{EB} = 7\text{ Vdc}$ , $I_C = 0$ )		—	50	
<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 12\text{ Adc}$ , $V_{CE} = 5\text{ Vdc}$ )	$h_{FE}$	20	100	—
( $I_C = 10\text{ Adc}$ , $V_{CE} = 5\text{ Vdc}$ )		20	100	
Collector-Emitter Saturation Voltage ( $I_C = 20\text{ Adc}$ , $I_B = 5\text{ Adc}$ )	$V_{CE(sat)}$	—	2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 20\text{ Adc}$ , $I_B = 5\text{ Adc}$ )	$V_{BE(sat)}$	—	3.3	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Magnitude of Common-Emitter Small-Signal Short-Circuit Forward Current Transfer Ratio ( $I_C = 2\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 5\text{ MHz}$ )	$ h_{fe} $	12	—	—
<b>SWITCHING CHARACTERISTICS</b>				
<b>RESISTIVE LOAD</b>				
Rise Time ( $V_{CC} = 30\text{ Vdc}$ )	$t_r$	—	0.5	$\mu\text{s}$
Storage Time ( $I_C = 12\text{ Adc}$ , $I_{B1} = I_{B2} = 1.2\text{ Adc}$ )	$t_s$	—	1.5	$\mu\text{s}$
Fall Time ( $I_C = 10\text{ Adc}$ , $I_{B1} = I_{B2} = 1\text{ Adc}$ )	$t_f$	—	0.5	$\mu\text{s}$

\*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

FIGURE 2 — FORWARD BIAS SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

Second breakdown pulse limits are valid for duty cycles to 10%. At high case temperatures, thermal limitations may reduce the power that can be handled to values less than the limitations imposed by second breakdown.

**2N5050**  
**2N5051**  
**2N5052**



**MOTOROLA**

**1.3**

# MEDIUM-POWER NPN SILICON TRANSISTORS

... designed for untuned amplifier and switching applications.

- High Voltage Ratings —  
 $V_{CEO} = 125, 150$  and  $200$  Vdc
- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 1.0$  Vdc (Max) @  $I_C = 0.75$  Adc
- Packaged in the Compact, High Efficiency TO-66 Case

## 2 AMPERE POWER TRANSISTORS NPN SILICON

**125-200 VOLTS  
40 WATTS**

### \*MAXIMUM RATINGS

Rating	Symbol	2N5050	2N5051	2N5052	Unit
Collector-Emitter Voltage	$V_{CEO}$	125	150	200	Vdc
Collector-Base Voltage	$V_{CB}$	125	150	200	Vdc
Emitter-Base Voltage	$V_{EB}$	6.0			Vdc
Collector Current — Continuous	$I_C$	2.0			Adc
Base Current	$I_B$	1.0			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	40	0.266		Watts W/ $^\circ\text{C}$
Operating Junction Temperature Range	$T_J$	-65 to +175			$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-65 to +200			$^\circ\text{C}$


### \*THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	3.76	$^\circ\text{C}/\text{W}$


\*Indicates JEDEC Registered Data.



**FIGURE 1 — ACTIVE-REGION SAFE OPERATING AREA**



The Safe Operating Area Curves indicate  $I_C$ - $V_{CE}$  limits below which the device will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum  $T_J$ , power-temperature derating must be observed for both steady state and pulse power conditions.



STYLE 1:  
PIN 1: BASE  
2: EMITTER  
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.25	—	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02  
TO-66

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>*OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (Note 1) ( $I_C = 200\text{ mA dc}$ , $I_B = 0$ )	$V_{CE(sus)}$	125 150 200	— — —	Vdc
Collector-Emitter Cutoff Current ( $V_{CE} = 62.5\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	—	0.1	mA dc
( $V_{CE} = 75\text{ Vdc}$ , $I_B = 0$ )		—	0.1	
( $V_{CE} = 100\text{ Vdc}$ , $I_B = 0$ )		—	0.1	
Collector-Emitter Cutoff Current ( $V_{CE} = \text{Rated } V_{CEO}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ )	$I_{CEX}$	—	0.5	mA dc
( $V_{CE} = \text{Rated } V_{CEO}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )		—	5.0	
Emitter-Base Cutoff Current ( $V_{BE} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	0.1	mA dc

**\*ON CHARACTERISTICS**

DC Current Gain (Note 1) ( $I_C = 0.75\text{ A dc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	25	100	—
( $I_C = 1.0\text{ A dc}$ , $V_{CE} = 5.0\text{ Vdc}$ )		25	—	
( $I_C = 2.0\text{ A dc}$ , $V_{CE} = 5.0\text{ Vdc}$ )		5.0	—	
Collector-Emitter Saturation Voltage (Note 1) ( $I_C = 0.75\text{ A dc}$ , $I_B = 0.1\text{ A dc}$ )	$V_{CE(sat)}$	—	1.0	Vdc
( $I_C = 2.0\text{ A dc}$ , $I_B = 0.4\text{ A dc}$ )		—	5.0	
Base-Emitter On Voltage (Note 1) ( $I_C = 0.75\text{ A dc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$V_{BE(on)}$	—	1.2	Vdc

**\*DYNAMIC CHARACTERISTICS**

Current-Gain-Bandwidth Product ( $I_C = 250\text{ mA dc}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 5.0\text{ MHz}$ )	$f_T$	10	—	MHz
Small-Signal Current Gain ( $I_C = 250\text{ mA dc}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1.0\text{ kHz}$ )	$h_{fe}$	25	—	—
Common Base Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 100\text{ kHz}$ )	$C_{ob}$	—	250	pF


**\*SWITCHING CHARACTERISTICS**

Rise Time	$(V_{CC} = 120\text{ Vdc}$ , $I_C = 750\text{ mA dc}$ , $R_L = 150\text{ Ohms}$ ,	$t_r$	—	300	ns
Storage Time	$I_{B1} = I_{B2} = 100\text{ mA dc}$ )	$t_s$	—	3.5	$\mu\text{s}$
Fall Time		$t_f$	—	1.2	$\mu\text{s}$

\*Indicates JEDEC Registered Data.

Note 1: Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

FIGURE 2 — THERMAL RESPONSE



# 2N5190 thru 2N5192



**MOTOROLA**

**1.3**

## SILICON NPN POWER TRANSISTORS

... for use in power amplifier and switching circuits, — excellent safe area limits. Complement to PNP 2N5193, 2N5194, 2N5195

### \* MAXIMUM RATINGS

Rating	Symbol	2N5190	2N5191	2N5192	Unit
Collector-Emitter Voltage	$V_{CE0}$	40	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	40	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0	5.0	5.0	Vdc
Collector Current	$I_C$	4.0	4.0	4.0	Adc
Base Current	$I_B$	1.0	1.0	1.0	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	40	320	320	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150	-65 to +150	-65 to +150	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	3.12	$^\circ\text{C/W}$

### \* ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

#### OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage (1) ( $I_C = 0.1 \text{ A dc}, I_B = 0$ )	$V_{CE0(sus)}$	40 60 80	— — —	Vdc
Collector Cutoff Current ( $V_{CE} = 40 \text{ Vdc}, I_B = 0$ )	$I_{CE0}$	—	1.0	mA dc
( $V_{CE} = 60 \text{ Vdc}, I_B = 0$ )		—	1.0	
( $V_{CE} = 80 \text{ Vdc}, I_B = 0$ )		—	1.0	
Collector Cutoff Current ( $V_{CE} = 40 \text{ Vdc}, V_{EB}(\text{off}) = 1.5 \text{ Vdc}$ )	$I_{CEX}$	—	0.1	mA dc
( $V_{CE} = 60 \text{ Vdc}, V_{EB}(\text{off}) = 1.5 \text{ Vdc}$ )		—	0.1	
( $V_{CE} = 80 \text{ Vdc}, V_{EB}(\text{off}) = 1.5 \text{ Vdc}$ )		—	0.1	
( $V_{CE} = 40 \text{ Vdc}, V_{EB}(\text{off}) = 1.5 \text{ Vdc}, T_C = 125^\circ\text{C}$ )		—	2.0	
( $V_{CE} = 60 \text{ Vdc}, V_{EB}(\text{off}) = 1.5 \text{ Vdc}, T_C = 125^\circ\text{C}$ )		—	2.0	
( $V_{CE} = 80 \text{ Vdc}, V_{EB}(\text{off}) = 1.5 \text{ Vdc}, T_C = 125^\circ\text{C}$ )		—	2.0	
Collector Cutoff Current ( $V_{CB} = 40 \text{ Vdc}, I_E = 0$ )	$I_{CB0}$	—	0.1	mA dc
( $V_{CB} = 60 \text{ Vdc}, I_E = 0$ )		—	0.1	
( $V_{CB} = 80 \text{ Vdc}, I_E = 0$ )		—	0.1	
Emitter Cutoff Current ( $V_{BE} = 5.0 \text{ Vdc}, I_C = 0$ )	$I_{EB0}$	—	1.0	mA dc

#### ON CHARACTERISTICS



DC Current Gain(1) ( $I_C = 1.5 \text{ A dc}, V_{CE} = 2.0 \text{ Vdc}$ )	$h_{FE}$	25 25 20	100 100 80	—
( $I_C = 4.0 \text{ A dc}, V_{CE} = 2.0 \text{ Vdc}$ )		10 10 7.0	— — —	
Collector-Emitter Saturation Voltage(1) ( $I_C = 1.5 \text{ A dc}, I_B = 0.15 \text{ A dc}$ )	$V_{CE(sat)}$	—	0.6 1.4	Vdc
( $I_C = 4.0 \text{ A dc}, I_B = 1.0 \text{ A dc}$ )		—	—	
Base-Emitter On Voltage(1) ( $I_C = 1.5 \text{ A dc}, V_{CE} = 2.0 \text{ Vdc}$ )	$V_{BE(on)}$	—	1.2	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain-Bandwidth Product ( $I_C = 1.0 \text{ A dc}, V_{CE} = 10 \text{ Vdc}, f = 1.0 \text{ MHz}$ )	$f_T$	2.0	—	MHz

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

\* Indicates JEDEC Registered Data

## 4 AMPERE POWER TRANSISTORS SILICON NPN

40-80 VOLTS  
40 WATTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.30	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3.76	4.01	0.148	0.158
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.54	0.69	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-04  
TO-126



FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – "ON" VOLTAGES




FIGURE 4 – TEMPERATURE COEFFICIENTS




FIGURE 5 - COLLECTOR CUT-OFF REGION




FIGURE 6 - EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 7 - SWITCHING TIME EQUIVALENT CIRCUIT




FIGURE 8 - CAPACITANCE




FIGURE 9 - TURN-ON TIME




FIGURE 10 - TURN-OFF TIME





FIGURE 11 RATING AND THERMAL DATA  
ACTIVE-REGION SAFE OPERATING AREA




There are two limitations on the power handling ability of a transistor; average junction temperature and second breakdown. Safe operating area curves indicate  $I_C \cdot V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


1.3

The data of Figure 11 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 150^\circ\text{C}$ . At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 12 — THERMAL RESPONSE



#### DESIGN NOTE: USE OF TRANSIENT THERMAL RESISTANCE DATA



A train of periodical power pulses can be represented by the model shown in Figure A. Using the model and the device thermal response, the normalized effective transient thermal resistance of Figure 12 was calculated for various duty cycles.

To find  $\theta_{JC}(t)$ , multiply the value obtained from Figure 12 by the steady state value  $\theta_{JC}$ .

Example:

The 2N5190 is dissipating 50 watts under the following conditions:  $t_1 = 0.1$  ms,  $t_p = 0.5$  ms. ( $D = 0.2$ ).

Using Figure 12, at a pulse width of 0.1 ms and  $D = 0.2$ , the reading of  $r(t_1, D)$  is 0.27.

The peak rise in junction temperature is therefore:

$$\Delta T = r(t) \times P_p \times \theta_{JC} = 0.27 \times 50 \times 3.12 = 42.2^\circ\text{C}$$

# 2N5193 thru 2N5195



**MOTOROLA**

1.3

## SILICON PNP POWER TRANSISTORS

... for use in power amplifier and switching circuits, — excellent safe area limits. Complement to NPN 2N5190, 2N5191, 2N5192

### \*MAXIMUM RATINGS

Rating	Symbol	2N5193	2N5194	2N5195	Unit
Collector-Emitter Voltage	$V_{CE0}$	40	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	40	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	—	5.0	—	Vdc
Collector Current	$I_C$	—	4.0	—	Adc
Base Current	$I_B$	—	1.0	—	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	—	40	—	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	—	-65 to +150	—	$^\circ\text{C}/^\circ\text{W}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	3.12	$^\circ\text{C}/\text{W}$

### \*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 0.1 \text{ Adc}, I_B = 0$ )	$V_{CE0(sus)}$	40 60 80		Vdc
Collector Cutoff Current ( $V_{CE} = 40 \text{ Vdc}, I_B = 0$ ) ( $V_{CE} = 60 \text{ Vdc}, I_B = 0$ ) ( $V_{CE} = 80 \text{ Vdc}, I_B = 0$ )	$I_{CE0}$	— — —	1.0 1.0 1.0	mA
Collector Cutoff Current ( $V_{CE} = 40 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 60 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 80 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $T_C = 125^\circ\text{C}$ )	$I_{CEX}$	— — —	0.1 0.1 0.1 2.0	mA
Collector Cutoff Current ( $V_{CE} = 60 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $T_C = 125^\circ\text{C}$ ) ( $V_{CE} = 80 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $T_C = 125^\circ\text{C}$ )	$I_{CBO}$	—	0.1 0.1 0.1	mA
Emitter Cutoff Current ( $V_{BE} = 5.0 \text{ Vdc}, I_C = 0$ )	$I_{EBO}$	—	1.0	mA

### ON CHARACTERISTICS

DC Current Gain (1) ( $I_C = 1.5 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$ )	$h_{FE}$	25 25 100	100 100 80	—
( $I_C = 4.0 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$ )		10 10 7.0	— — —	—
Collector-Emitter Saturation Voltage (1) ( $I_C = 1.5 \text{ Adc}, I_B = 0.15 \text{ Adc}$ ) ( $I_C = 4.0 \text{ Adc}, I_B = 1.0 \text{ Adc}$ )	$V_{CE(sat)}$	— —	0.6 1.4	Vdc
Base-Emitter On Voltage (1) ( $I_C = 1.5 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$ )	$V_{BE(on)}$	—	1.2	Vdc

### DYNAMIC CHARACTERISTICS



Current-Gain-Bandwidth Product ( $I_C = 1.0 \text{ Adc}, V_{CE} = 10 \text{ Vdc}, f = 10 \text{ MHz}$ )	$f_T$	2.0	—	MHz
--	-------	-----	---	-----

\* Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$

## 4 AMPERE POWER TRANSISTORS SILICON PNP

40-80 VOLTS  
40 WATTS



STYLE 1  
PIN 1. EMITTER  
2. COLLECTOR  
3. BASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.56	0.020	0.026
E	2.92	3.18	0.115	0.125
F	2.31	2.46	0.091	0.097
G	1.27	2.41	0.050	0.095
H	0.38	0.54	0.015	0.025
J	15.11	16.64	0.595	0.655
K	30 TYP	30 TYP		
L	3.76	4.01	0.148	0.158
M	1.14	1.40	0.045	0.055
N	0.64	0.89	0.025	0.035
O	3.68	3.94	0.145	0.155
P	1.02	—	0.040	—

CASE 77-04  
TO 126

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – "ON" VOLTAGE





FIGURE 4 – TEMPERATURE COEFFICIENTS





1.3

FIGURE 5 - COLLECTOR CUT-OFF REGION




FIGURE 6 - EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 7 - SWITCHING TIME EQUIVALENT CIRCUIT




FIGURE 8 - CAPACITANCE




FIGURE 9 - TURN-ON TIME




FIGURE 10 - TURN-OFF TIME





FIGURE 11  
RATING AND THERMAL DATA  
ACTIVE-REGION SAFE OPERATING AREA




**Note 1:**


There are two limitations on the power handling ability of a transistor; average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on  $T_{J(pk)} = 150^\circ\text{C}$ .  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 150^\circ\text{C}$ . At high-case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 12 - THERMAL RESPONSE



**DESIGN NOTE: USE OF TRANSIENT THERMAL RESISTANCE DATA**



A train of periodical power pulses can be represented by the model shown in Figure A. Using the model and the device thermal response, the normalized effective transient thermal resistance of Figure 12 was calculated for various duty cycles.

To find  $\theta_{JC}(t)$ , multiply the value obtained from Figure 12 by the steady state value  $\theta_{JC}$ .

**Example:**

The 2N5193 is dissipating 50 watts under the following conditions:  $t_1 = 0.1$  ms,  $t_p = 0.5$  ms. ( $D = 0.2$ ).

Using Figure 12, at a pulse width of 0.1 ms and  $D = 0.2$ , the reading of  $r(t_1, D)$  is 0.27.

The peak rise in junction temperature is therefore:

$$\Delta T = r(t) \times P_p \times \theta_{JC} = 0.27 \times 50 \times 3.12 = 42.2^\circ\text{C}$$

**2N5301**  
**2N5302**  
**2N5303**



**MOTOROLA**

**1.3**

# **HIGH-POWER NPN SILICON TRANSISTORS**

... for use in power amplifier and switching circuits applications.

- High Collector-Emitter Sustaining Voltage —  
BV<sub>CEO(sus)</sub> = 80 Vdc (Min) @ I<sub>C</sub> = 200 mAdc (2N5303)
- Low Collector-Emitter Saturation Voltage —  
V<sub>CE(sat)</sub> = 0.75 Vdc (Max) @ I<sub>C</sub> = 10 Adc (2N5301, 2N5302)  
1.0 Vdc (Max) @ I<sub>C</sub> = 10 Adc (2N5303)
- Excellent Safe Operating Area —  
200 Watt dc Power Rating to 30 Vdc (2N5303)
- Complements to PNP 2N4398, 2N4399 and 2N5745

## **\*MAXIMUM RATINGS**


Rating	Symbol	2N5301	2N5302	2N5303	Unit
Collector-Emitter Voltage	V <sub>CEO</sub>	40	60	80	Vdc
Collector-Base Voltage	V <sub>CB</sub>	40	60	80	Vdc
Collector Current — Continuous	I <sub>C</sub>	30	30	20	Adc
Base Current	I <sub>B</sub>	7.5			Adc
Total Device Dissipation @ T <sub>C</sub> = 25°C	P <sub>D</sub>	200			Watts
Derate above 25°C		1.14			Watts/W°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to +200			°C

## **THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ <sub>JC</sub>	0.875	°C/W
Thermal Resistance, Case to Ambient	θ <sub>CA</sub>	34	°C/W

\*Indicates JEDEC Registered Data.



**FIGURE 1 — POWER TEMPERATURE DERATING CURVE**



# **20 AND 30 AMPERE POWER TRANSISTORS**

## **NPN SILICON**

**40-60-80 VOLTS  
200 WATTS**



STYLE 1:  
PIN 1: BASE  
2: EMITTER  
CASE: COLLECTOR

NOTE:  
1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	39.37	—	1.550	—
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	28.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.  
CASE 11-01  
(TO-3)

# ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ$ unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage (Note 1) ( $I_C = 200$ mAdc, $I_E = 0$ )	2N5301 2N5302 2N5303	$V_{CE(sus)}$	40 60 80	— — —	Vdc
Collector Cutoff Current ( $V_{CE} = 40$ Vdc, $I_E = 0$ ) ( $V_{CE} = 60$ Vdc, $I_E = 0$ ) ( $V_{CE} = 80$ Vdc, $I_E = 0$ )	2N5301 2N5302 2N5303	$I_{CEO}$	— — —	5.0 5.0 5.0	mAdc
Collector Cutoff Current ( $V_{CE} = 40$ Vdc, $V_{EB(off)} = 1.5$ Vdc) ( $V_{CE} = 60$ Vdc, $V_{EB(off)} = 1.5$ Vdc) ( $V_{CE} = 80$ Vdc, $V_{EB(off)} = 1.5$ Vdc)	2N5301 2N5302 2N5303	$I_{CEX}$	— — —	1.0 1.0 1.0	mAdc
Collector Cutoff Current ( $V_{CE} = 40$ Vdc, $V_{EB(off)} = 1.5$ Vdc, $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 60$ Vdc, $V_{EB(off)} = 1.5$ Vdc, $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 80$ Vdc, $V_{EB(off)} = 1.5$ Vdc, $T_C = 150^\circ\text{C}$ )	2N5301 2N5302 2N5303	$I_{CEX}$	— — —	10 10 10	mAdc
Collector Cutoff Current ( $V_{CB} = 40$ Vdc, $I_E = 0$ ) ( $V_{CB} = 60$ Vdc, $I_E = 0$ ) ( $V_{CB} = 80$ Vdc, $I_E = 0$ )	2N5301 2N5302 2N5303	$I_{CBO}$	— — —	1.0 1.0 1.0	mAdc
Emitter Cutoff Current ( $V_{BE} = 5.0$ Vdc, $I_C = 0$ )		$I_{EBO}$	—	5.0	mAdc

## ON CHARACTERISTICS

<b>DC Current Gain (Note 1)</b>					
* ( $I_C = 1.0$ Adc, $V_{CE} = 2.0$ Vdc)	ALL TYPES	$h_{FE}$	40	—	—
* ( $I_C = 10$ Adc, $V_{CE} = 2.0$ Vdc)	2N5303		15	60	
* ( $I_C = 15$ Adc, $V_{CE} = 2.0$ Vdc)	2N5301, 2N5302		15	60	
( $I_C = 20$ Adc, $V_{CE} = 4.0$ Vdc)	2N5303		5.0	—	
( $I_C = 30$ Adc, $V_{CE} = 4.0$ Vdc)	2N5301, 2N5302		5.0	—	
<b>Collector-Emitter Saturation Voltage (Note 1)</b>					
( $I_C = 10$ Adc, $I_E = 1.0$ Adc)	2N5301, 2N5302	$V_{CE(sat)}$	—	0.75	Vdc
( $I_C = 10$ Adc, $I_E = 1.0$ Adc)	2N5303		—	1.0	
( $I_C = 15$ Adc, $I_E = 1.5$ Adc)	2N5303		—	1.5	
( $I_C = 20$ Adc, $I_E = 2.0$ Adc)	2N5301, 2N5302		—	2.0	
( $I_C = 20$ Adc, $I_E = 4.0$ Adc)	2N5303		—	2.0	
( $I_C = 30$ Adc, $I_E = 6.0$ Adc)	2N5301, 2N5302		—	3.0	
<b>Base-Emitter Saturation Voltage (Note 1)</b>					
( $I_C = 10$ Adc, $I_E = 1.0$ Adc)	ALL TYPES	$V_{BE(sat)}$	—	1.7	Vdc
( $I_C = 15$ Adc, $I_E = 1.5$ Adc)	2N5301, 2N5302		—	1.8	
( $I_C = 15$ Adc, $I_E = 1.5$ Adc)	2N5303		—	2.0	
( $I_C = 20$ Adc, $I_E = 2.0$ Adc)	2N5301, 2N5302		—	2.5	
( $I_C = 20$ Adc, $I_E = 4.0$ Adc)	2N5303		—	2.5	
<b>Base-Emitter On Voltage (Note 1)</b>					
( $I_C = 10$ Adc, $V_{CE} = 2.0$ Vdc)	2N5303	$V_{BE(on)}$	—	1.5	Vdc
( $I_C = 15$ Adc, $V_{CE} = 2.0$ Vdc)	2N5301, 2N5302		—	1.7	
( $I_C = 20$ Adc, $V_{CE} = 4.0$ Vdc)	2N5303		—	2.5	
( $I_C = 30$ Adc, $V_{CE} = 4.0$ Vdc)	2N5301, 2N5302		—	3.0	

## DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ( $I_C = 1.0$ Adc, $V_{CE} = 10$ Vdc, $f = 1.0$ MHz)	$f_T$	2.0	—	—	MHz
Small-Signal Current Gain ( $I_C = 1.0$ Adc, $V_{CE} = 10$ Vdc, $f = 1.0$ kHz)	$h_{fe}$	40	—	—	—

## SWITCHING CHARACTERISTICS

Rise Time	(V <sub>CC</sub> = 30 Vdc, I <sub>C</sub> = 10 Adc, I <sub>B1</sub> = I <sub>B2</sub> = 1.0 Adc)	$t_r$	—	1.0	μs
Storage Time		$t_s$	—	2.0	μs
Fall Time		$t_f$	—	1.0	μs

\* Indicates JEDEC Registered Data.

Note 1: Pulse Test: Pulse Width  $\leq 300$  μs, Duty Cycle  $\leq 2.0\%$ .

## SWITCHING TIME EQUIVALENT TEST CIRCUITS

FIGURE 2 — TURN-ON TIME




FIGURE 3 — TURN-OFF TIME




FIGURE 4 – THERMAL RESPONSE




FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA




FIGURE 6 – CAPACITANCE versus VOLTAGE




FIGURE 7 – TURN-ON TIME




FIGURE 8 – TURN-OFF TIME






FIGURE 9 – DC CURRENT GAIN




FIGURE 10 – COLLECTOR SATURATION REGION




FIGURE 11 – EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 12 – "ON" VOLTAGES




FIGURE 13 – COLLECTOR CUT-OFF REGION





FIGURE 14 – TEMPERATURE COEFFICIENTS



# 2N5336 thru 2N5339



**MOTOROLA**

**1.3**

## MEDIUM-POWER NPN SILICON TRANSISTORS

... designed for switching and wide band amplifier applications.

- Low Collector-Emitter Saturation Voltage –  $V_{CE(sat)} = 1.2 \text{ Vdc (Max) @ } I_C = 5.0 \text{ Amp}$
- DC Current Gain Specified to 5 Amperes
- Excellent Safe Operating Area
- Packaged in the Compact TO-39 Case for Critical Space-Limited Applications
- Complement to 2N6190 thru 2N6193


## MAXIMUM RATINGS

Rating	Symbol	2N5336 2N5337	2N5338 2N5339	Unit
Collector-Emitter Voltage	$V_{CEO}$	80	100	Vdc
Collector-Base Voltage	$V_{CB}$	80	100	Vdc
Emitter-Base Voltage	$V_{EB}$	6.0		Vdc
Collector Current – Continuous	$I_C$	5.0		Adc
Base Current	$I_B$	1.0		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	6.0 34.3		Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	29.2	$^\circ\text{C/W}$


FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



Safe Area Curves are indicated by Figure 5. All limits are applicable and must be observed.

## 5 AMPERE POWER TRANSISTORS NPN SILICON

80 – 100 VOLTS  
6 WATTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.89	9.40	0.350	0.370
B	8.00	8.51	0.315	0.335
C	6.10	6.60	0.240	0.260
D	0.406	0.533	0.016	0.021
E	0.229	3.18	0.009	0.125
F	0.406	0.483	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.711	0.864	0.028	0.034
J	0.737	1.02	0.029	0.040
K	12.70	—	0.500	—
L	6.35	—	0.250	—
M	45° NOM	—	45° NOM	—
P	—	1.27	—	0.050
Q	90° NOM	—	90° NOM	—
R	2.54	—	0.100	—

All JEDEC dimensions and notes apply.

CASE 79-02  
(TO-39)

2N5336 thru 2N5339

1.3

ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C, unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage* (I <sub>C</sub> = 50 mA, I <sub>B</sub> = 0)	—	BV <sub>CEO(sus)</sub> *	80 100	— —	V <sub>dc</sub>
Collector Cutoff Current (V <sub>CE</sub> = 75 Vdc, I <sub>B</sub> = 0) (V <sub>CE</sub> = 90 Vdc, I <sub>B</sub> = 0)	—	I <sub>CEO</sub>	— —	100 100	μA <sub>dc</sub>
Collector Cutoff Current (V <sub>CE</sub> = 75 Vdc, V <sub>EB(off)</sub> = 1.5 Vdc) (V <sub>CE</sub> = 90 Vdc, V <sub>EB(off)</sub> = 1.5 Vdc) (V <sub>CE</sub> = 75 Vdc, V <sub>EB(off)</sub> = 1.5 Vdc, T <sub>C</sub> = 150°C) (V <sub>CE</sub> = 90 Vdc, V <sub>EB(off)</sub> = 1.5 Vdc, T <sub>C</sub> = 150°C)	12	I <sub>CEx</sub>	— — — —	10 10 1.0 1.0	μA <sub>dc</sub>   mA <sub>dc</sub>
Collector Cutoff Current (V <sub>CB</sub> = 80 Vdc, I <sub>E</sub> = 0) (V <sub>CB</sub> = 100 Vdc, I <sub>E</sub> = 0)	—	I <sub>CBO</sub>	— —	10 10	μA <sub>dc</sub>
Emitter Cutoff Current (V <sub>BE</sub> = 6.0 Vdc, I <sub>C</sub> = 0)	—	I <sub>EBO</sub>	—	100	μA <sub>dc</sub>
<b>ON CHARACTERISTICS</b>					
DC Current Gain* (I <sub>C</sub> = 500 mA, V <sub>CE</sub> = 2.0 Vdc)  (I <sub>C</sub> = 2.0 A, V <sub>CE</sub> = 2.0 Vdc)  (I <sub>C</sub> = 5.0 A, V <sub>CE</sub> = 2.0 Vdc)	8	h <sub>FE</sub> *	30 60 30 60 20 40	— — 120 240 — —	—
Collector-Emitter Saturation Voltage* (I <sub>C</sub> = 2.0 A, I <sub>B</sub> = 0.2 A) (I <sub>C</sub> = 5.0 A, I <sub>B</sub> = 0.5 A)	9, 11, 13	V <sub>CE(sat)</sub> *	— —	0.7 1.2	V <sub>dc</sub>
Base-Emitter Saturation Voltage* (I <sub>C</sub> = 2.0 A, I <sub>B</sub> = 0.2 A) (I <sub>C</sub> = 5.0 A, I <sub>B</sub> = 0.5 A)	11, 13	V <sub>BE(sat)</sub> *	— —	1.2 1.8	V <sub>dc</sub>

DYNAMIC CHARACTERISTICS


Current-Gain-Bandwidth Product (I <sub>C</sub> = 0.5 A, V <sub>CE</sub> = 10 Vdc, f = 10 MHz)	—	f <sub>T</sub>	30	—	MHz
Output Capacitance (V <sub>CB</sub> = 10 Vdc, I <sub>E</sub> = 0, f = 100 kHz)	7	C <sub>ob</sub>	—	250	pF
Input Capacitance (V <sub>BE</sub> = 2.0 Vdc, I <sub>C</sub> = 0, f = 100 kHz)	7	C <sub>ib</sub>	—	1,000	pF

SWITCHING CHARACTERISTICS

Delay Time (V <sub>CC</sub> = 40 Vdc, V <sub>EB(off)</sub> = 3.0 Vdc)	2, 3	t <sub>d</sub>	—	100	ns
Rise Time (I <sub>C</sub> = 2.0 A, I <sub>B</sub> = 0.2 A)		t <sub>r</sub>	—	100	ns
Storage Time (V <sub>CC</sub> = 40 Vdc, I <sub>C</sub> = 2.0 A)	2, 6	t <sub>s</sub>	—	2.0	μs
Fall Time (I <sub>B1</sub> = I <sub>B2</sub> = 0.2 A)		t <sub>f</sub>	—	200	ns

\*Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

FIGURE 2 – SWITCHING TIME TEST CIRCUIT



t<sub>r</sub>, t<sub>f</sub> ≤ 10 ns  
D.C. = 1.0%

FIGURE 3 – TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_{J(pk)} = 200^{\circ}\text{C}$ .  $T_C$  is variable depending on conditions. Pulse curves are valid for duty cycles of 10% provided  $T_{J(pk)} \leq 200^{\circ}\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 6 – TURN-OFF TIME




FIGURE 7 – CAPACITANCE versus VOLTAGE




FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 11 – ON VOLTAGES




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – TEMPERATURE COEFFICIENTS



1.3



# 2N5344 2N5345



**MOTOROLA**

**1.3**

## HIGH VOLTAGE POWER PNP SILICON TRANSISTORS

... designed for high-voltage switching and amplifier applications.

- High Voltage Ratings —  $V_{CEO} = 250$  and  $300$  Vdc
- Fast Switching Times — Typically Less Than  $550$  ns  
Total @  $V_{CC} = 100$  Vdc
- High Current-Gain-Bandwidth Product —  
 $f_T = 60$  MHz (Min) @  $I_C = 100$  mAdc
- Packaged in the Compact, High-Efficiency TO-66 Case

## 1 AMPERE

## POWER TRANSISTORS PNP SILICON

**250-300 VOLTS  
40 WATTS**




## MAXIMUM RATINGS

Rating	Symbol	2N5344	2N5345	Unit
Collector-Emitter Voltage	$V_{CEO}$	250	300	Vdc
Collector-Base Voltage	$V_{CB}$	250	300	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0		Vdc
Collector Current — Continuous	$I_C$	1.0		Adc
Base Current — Continuous	$I_B$	0.5		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	40	228	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ\text{C}$


## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	4.38	$^\circ\text{C/W}$

**FIGURE 1 — POWER-TEMPERATURE DERATING CURVE**



STYLE 1:  
PIN 1. BASE  
2. EMITTER  
CASE: COLLECTOR



DIM	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	8.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.51	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.300	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.15	—	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02  
TO-66

2N5344, 2N5345

ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) (I <sub>C</sub> = 10 mA, I <sub>B</sub> = 0)	5	V <sub>CEO(sus)</sub>	250 300	— —	V <sub>dc</sub>
Collector Cutoff Current (V <sub>CE</sub> = 225 V <sub>dc</sub> , V <sub>BE(off)</sub> = 1.5 V <sub>dc</sub> ) (V <sub>CE</sub> = 270 V <sub>dc</sub> , V <sub>BE(off)</sub> = 1.5 V <sub>dc</sub> ) (V <sub>CE</sub> = 225 V <sub>dc</sub> , V <sub>BE(off)</sub> = 1.5 V <sub>dc</sub> , T <sub>C</sub> = 150°C) (V <sub>CE</sub> = 270 V <sub>dc</sub> , V <sub>BE(off)</sub> = 1.5 V <sub>dc</sub> , T <sub>C</sub> = 150°C)	10, 12	I <sub>CEX</sub>	— — — —	100 100 1.0 1.0	μA <sub>dc</sub>  mA <sub>dc</sub>
Collector Cutoff Current (V <sub>CB</sub> = Rated V <sub>CB</sub> , I <sub>E</sub> = 0)	—	I <sub>CBO</sub>	—	0.1	mA <sub>dc</sub>
Emitter Cutoff Current (V <sub>BE</sub> = 5.0 V <sub>dc</sub> , I <sub>C</sub> = 0)	—	I <sub>EBO</sub>	—	0.1	mA <sub>dc</sub>

ON CHARACTERISTICS

DC Current Gain (1) (I <sub>C</sub> = 500 mA, V <sub>CE</sub> = 5.0 V <sub>dc</sub> ) (I <sub>C</sub> = 1.0 A, V <sub>CE</sub> = 5.0 V <sub>dc</sub> )	8	h <sub>FE</sub>	25 7.0	150 —	—
Collector-Emitter Saturation Voltage (I <sub>C</sub> = 1.0 A, I <sub>B</sub> = 0.2 A)	9, 11, 13	V <sub>CE(sat)</sub>	—	3.0	V <sub>dc</sub>
Base-Emitter Saturation Voltage (I <sub>C</sub> = 1.0 A, I <sub>B</sub> = 0.2 A)	11, 13	V <sub>BE(sat)</sub>	—	1.5	V <sub>dc</sub>

DYNAMIC CHARACTERISTICS


Current-Gain—Bandwidth Product (I <sub>C</sub> = 100 mA, V <sub>CE</sub> = 20 V <sub>dc</sub> , f = 10 MHz)	—	f <sub>T</sub>	60	—	MHz
Output Capacitance (V <sub>CB</sub> = 10 V <sub>dc</sub> , I <sub>E</sub> = 0)	7	C <sub>ob</sub>	—	200	pF

SWITCHING CHARACTERISTICS

Turn-On (V <sub>CC</sub> = 100 V <sub>dc</sub> , I <sub>C</sub> = 500 mA, I <sub>B1</sub> = I <sub>B2</sub> = 50 mA)	2, 3	t <sub>on</sub>	—	200	ns
Turn-Off (V <sub>CC</sub> = 100 V <sub>dc</sub> , I <sub>C</sub> = 500 mA, I <sub>B1</sub> = I <sub>B2</sub> = 50 mA)	2, 6	t <sub>off</sub>	—	700	ns

(1) Pulse Test: Pulse Width ≈ 300 μs, Duty Cycle ≈ 2.0%

FIGURE 2 – SWITCHING TIME TEST CIRCUIT



t<sub>r</sub>, t<sub>f</sub> ≤ 5.0 ns  
PULSE WIDTH = 1.0 μs  
DUTY CYCLE = 2.0%

FIGURE 3 – TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_{J(pk)} = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Pulse curves are valid for duty cycles of 10% provided  $T_{J(pk)} \leq 200^\circ\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCES



TYPICAL DC CHARACTERISTICS

FIGURE 8 — DC CURRENT GAIN




FIGURE 9 — COLLECTOR SATURATION REGION




FIGURE 10 — EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 11 — "ON" VOLTAGES




FIGURE 12 — COLLECTOR CUT-OFF REGION





FIGURE 13 — TEMPERATURE COEFFICIENTS





## MEDIUM-POWER NPN SILICON TRANSISTORS

... designed for switching and wide-band amplifier applications.

- Low Collector-Emitter Saturation Voltage –  $V_{CE(sat)} = 1.2 \text{ Vdc}$  (Max) @  $I_C = 7.0 \text{ Adc}$
- DC Current Gain Specified to 5 Amperes
- Excellent Safe Operating Area
- Packaged in the Compact, High Dissipation TO-59 Case
- Isolated Collector Configuration
- Complementary to 2N6186 thru 2N6189

### \*MAXIMUM RATINGS


Rating	Symbol	2N5346 2N5347	2N5348 2N5349	Unit
Collector-Emitter Voltage	$V_{CEO}$	80	100	Vdc
Collector-Base Voltage	$V_{CB}$	80	100	Vdc
Emitter-Base Voltage	$V_{EB}$	6.0		Vdc
Collector Current – Continuous	$I_C$	7.0		Adc
Base Current	$I_B$	1.0		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	60	343	Watts $\text{mW}/^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	2.91	$^\circ\text{C}/\text{W}$

\*Indicates JEDEC Registered Data.


FIGURE 1 – POWER-TEMPERATURE DERATING CURVE




## 7 AMPERE

## POWER TRANSISTORS NPN SILICON

80 – 100 VOLTS  
60 WATTS



STYLE 1:  
PIN 1. EMITTER  
2. BASE  
3. COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	10.77	11.10	0.424	0.437
C	8.13	11.89	0.320	0.468
F	2.29	3.81	0.090	0.150
G	4.70	5.46	0.185	0.215
H	1.98	—	0.078	—
J	10.16	11.56	0.400	0.455
K	14.48	19.38	0.570	0.763
L	2.29	2.79	0.090	0.110
N	—	6.35	—	0.250
P	4.14	4.80	0.163	0.189
Q	1.02	1.65	0.040	0.065
R	8.08	9.65	0.318	0.380
S	4.212	4.310	0.1658	0.1697
T	9.85	11.10	0.380	0.437

All JEDEC dimensions and notes apply  
Collector isolated from case.

CASE 160-03  
TO-59



\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ , unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage (1) ( $I_C = 50 \text{ mAdc}$ , $I_B = 0$ )	—	$V_{CE(sus)}$	80 100	— —	Vdc
Collector Cutoff Current ( $V_{CE} = 75 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 90 \text{ Vdc}$ , $I_B = 0$ )	—	$I_{CEO}$	— —	100 100	$\mu\text{Adc}$
Collector Cutoff Current ( $V_{CE} = 75 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 90 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 75 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 90 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	12	$I_{CEX}$	— — — —	10 10 1.0 1.0	$\mu\text{Adc}$   mAdc
Collector Cutoff Current ( $V_{CB} = \text{Rated } V_{CB}$ , $I_E = 0$ )	—	$I_{CBO}$	—	10	$\mu\text{Adc}$
Emitter Cutoff Current ( $V_{EB} = 6.0 \text{ Vdc}$ , $I_C = 0$ )	—	$I_{EBO}$	—	100	$\mu\text{Adc}$

**ON CHARACTERISTICS (1)**



DC Current Gain ( $I_C = 500 \text{ mAdc}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 2.0 \text{ Adc}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 5.0 \text{ Adc}$ , $V_{CE} = 2.0 \text{ Vdc}$ )	8	$h_{FE}$	30 60 30 60 20 40	— — 120 240 — —	—
Collector-Emitter Saturation Voltage ( $I_C = 2.0 \text{ Adc}$ , $I_B = 0.2 \text{ Adc}$ ) ( $I_C = 7.0 \text{ Adc}$ , $I_B = 0.7 \text{ Adc}$ )	9, 11, 13	$V_{CE(sat)}$	— —	0.7 1.2	Vdc
Base-Emitter Saturation Voltage ( $I_C = 2.0 \text{ Adc}$ , $I_B = 0.2 \text{ Adc}$ ) ( $I_C = 7.0 \text{ Adc}$ , $I_B = 0.7 \text{ Adc}$ )	11, 13	$V_{BE(sat)}$	— —	1.2 2.0	Vdc



**DYNAMIC CHARACTERISTICS**

Current-Gain-Bandwidth Product ( $I_C = 500 \text{ mAdc}$ , $V_{CE} = 10 \text{ Vdc}$ , $f = 10 \text{ MHz}$ )	—	$f_T$	30	—	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 100 \text{ kHz}$ )	7	$C_{ob}$	—	250	pF
Input Capacitance ( $V_{BE} = 2.0 \text{ Vdc}$ , $I_C = 0$ , $f = 100 \text{ kHz}$ )	7	$C_{ib}$	—	1,000	pF

**SWITCHING CHARACTERISTICS**

Delay Time ( $V_{CC} = 40 \text{ Vdc}$ , $V_{EB(off)} = 3.0 \text{ Vdc}$ )	2, 3	$t_d$	—	100	ns
Rise Time ( $I_C = 2.0 \text{ Adc}$ , $I_{B1} = 200 \text{ mAdc}$ )	—	$t_r$	—	100	ns
Storage Time ( $V_{CC} = 40 \text{ Vdc}$ , $I_C = 2.0 \text{ Adc}$ )	2, 6	$t_s$	—	2.0	$\mu\text{s}$
Fall Time ( $I_{B1} = I_{B2} = 200 \text{ mAdc}$ )	—	$t_f$	—	200	ns

\*Indicates JEDEC Registered Data. (1) Pulse Test: Pulse Width  $\approx 300 \mu\text{s}$ , Duty Cycle  $\approx 2.0\%$ .**FIGURE 2 — SWITCHING TIME TEST CIRCUIT****FIGURE 3 — TURN-ON TIME**



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_{J(pk)} = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Power curves are valid for duty cycles of 10% provided  $T_{J(pk)} \leq 200^\circ\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.





FIGURE 8 — DC CURRENT GAIN




FIGURE 9 — COLLECTOR SATURATION REGION




FIGURE 10 — EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 11 — "ON" VOLTAGES




FIGURE 12 — COLLECTOR CUT-OFF REGION





FIGURE 13 — TEMPERATURE COEFFICIENTS





### MEDIUM-POWER NPN SILICON TRANSISTORS

... designed for switching and wide-band amplifier applications.

- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 1.2 \text{ Vdc (Max) @ } I_C = 7.0 \text{ Adc}$
- DC Current Gain Specified to 7 Amperes
- Excellent Safe Operating Area
- Packaged in the Compact TO-66 Case

#### \*MAXIMUM RATINGS


Rating	Symbol	2N5427 2N5428	2N5429 2N5430	Unit
Collector-Emitter Voltage	$V_{CE}$	80	100	Vdc
Collector-Base Voltage	$V_{CB}$	80	100	Vdc
Emitter-Base Voltage	$V_{EB}$	6.0		Vdc
Collector Current — Continuous	$I_C$	7.0		Adc
Base Current	$I_B$	1.0		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	40 228		Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ\text{C}$

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	4.37	$^\circ\text{C/W}$

\* Indicates JEDEC Registered Data



FIGURE 1 — POWER-TEMPERATURE DERATING CURVE



### 7 AMPERE

### POWER TRANSISTORS NPN SILICON

80-100 VOLTS  
40 WATTS



STYLE 1:  
PIN 1: BASE  
2: EMITTER  
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02  
TO-66

# 2N5427 thru 2N5430

## \*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ , unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage (1) ( $I_C = 50 \text{ mA}$ , $I_B = 0$ )	—	$BV_{CEO(sus)}$ *	80 100	—	Vdc
Collector Cutoff Current ( $V_{CE} = 75 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 90 \text{ Vdc}$ , $I_B = 0$ )	—	$I_{CEO}$	— —	100 100	$\mu\text{A}$
Collector Cutoff Current ( $V_{CE} = 75 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 90 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 75 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 90 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	12	$I_{CEX}$	— — — —	10 10 1.0 1.0	$\mu\text{A}$   $\text{mA}$
Collector Cutoff Current ( $V_{CB} = \text{Rated } V_{CB}$ , $I_E = 0$ )	—	$I_{CBO}$	—	10	$\mu\text{A}$
Emitter Cutoff Current ( $V_{BE} = 6.0 \text{ Vdc}$ , $I_C = 0$ )	—	$I_{EBO}$	—	100	$\mu\text{A}$

## ON CHARACTERISTICS (1)

DC Current Gain ( $I_C = 500 \text{ mA}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 2.0 \text{ A}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 5.0 \text{ A}$ , $V_{CE} = 2.0 \text{ Vdc}$ )	2N5427, 2N5429 2N5428, 2N5430 2N5427, 2N5429 2N5428, 2N5430 2N5427, 2N5429 2N5428, 2N5430	8	$h_{FE}$ *	30 60 30 120 60 240 20 40	— — — — — — — —	—
Collector-Emitter Saturation Voltage ( $I_C = 2.0 \text{ A}$ , $I_B = 0.2 \text{ A}$ ) ( $I_C = 7.0 \text{ A}$ , $I_B = 0.7 \text{ A}$ )	—	9, 11, 13	$V_{CE(sat)}$ *	— —	0.7 1.2	Vdc
Base-Emitter Saturation Voltage ( $I_C = 2.0 \text{ A}$ , $I_B = 0.2 \text{ A}$ ) ( $I_C = 7.0 \text{ A}$ , $I_B = 0.7 \text{ A}$ )	—	11, 13	$V_{BE(sat)}$ *	— —	1.2 2.0	Vdc

## DYNAMIC CHARACTERISTICS

Current-Gain—Bandwidth Product ( $I_C = 500 \text{ mA}$ , $V_{CE} = 10 \text{ Vdc}$ , $f = 10 \text{ MHz}$ )	—	$f_T$	30	—	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 100 \text{ kHz}$ )	7	$C_{ob}$	—	250	pF
Input Capacitance ( $V_{BE} = 2.0 \text{ Vdc}$ , $I_C = 0$ , $f = 100 \text{ kHz}$ )	7	$C_{ib}$	—	1,000	pF

## SWITCHING CHARACTERISTICS

Delay Time ( $V_{CC} = 40 \text{ Vdc}$ , $V_{EB(off)} = 3.0 \text{ Vdc}$ , $I_C = 2.0 \text{ A}$ , $I_{B1} = 200 \text{ mA}$ )	2, 3	$t_d$	—	100	ns
Rise Time ( $I_C = 2.0 \text{ A}$ , $I_{B1} = 200 \text{ mA}$ )	—	$t_r$	—	100	ns
Storage Time ( $V_{CC} = 40 \text{ Vdc}$ , $I_C = 2.0 \text{ A}$ , $I_{B1} = I_{B2} = 200 \text{ mA}$ )	2, 6	$t_s$	—	2.0	$\mu\text{s}$
Fall Time ( $I_{B1} = I_{B2} = 200 \text{ mA}$ )	—	$t_f$	—	200	ns

\* Indicates JEDEC Registered Data. (1) Pulse Test: Pulse Width  $\approx 300 \mu\text{s}$ , Duty Cycle  $\approx 2.0\%$ .

FIGURE 2 — SWITCHING TIME TEST CIRCUIT





FIGURE 3 — TURN-ON TIME





1.3

FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_J(pk) = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Pulse curves are valid for duty cycles of 10% provided  $T_J(pk) \leq 200^\circ\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 6 - TURN-OFF TIME




FIGURE 7 - CAPACITANCE versus VOLTAGE




FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 11 – "ON" VOLTAGES




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – TEMPERATURE COEFFICIENTS



1.3

# 2N5629, 2N5630, 2N5631 NPN

# 2N6029, 2N6030, 2N6031 PNP



**MOTOROLA**

1.3

## HIGH-VOLTAGE – HIGH POWER TRANSISTORS

... designed for use in high power audio amplifier applications and high voltage switching regulator circuits.

- High Collector-Emitter Sustaining Voltage –  
 $V_{CE(sus)} = 100 \text{ Vdc} - 2N5629, 2N6029$   
 $= 120 \text{ Vdc} - 2N5630, 2N6030$   
 $= 140 \text{ Vdc} - 2N5631, 2N6031$
- High DC Current Gain – @  $I_C = 8.0 \text{ Adc}$   
 $h_{FE} = 25 \text{ (Min)} - 2N5629, 2N6029$   
 $= 20 \text{ (Min)} - 2N5630, 2N6030$   
 $= 15 \text{ (Min)} - 2N5631, 2N6031$
- Low Collector-Emitter Saturation Voltage –  
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max)} @ I_C = 10 \text{ Adc}$

### \*MAXIMUM RATINGS


Rating	Symbol	2N5629 2N6029	2N5630 2N6030	2N5631 2N6031	Unit
Collector-Emitter Voltage	$V_{CE}$	100	120	140	Vdc
Collector-Base Voltage	$V_{CB}$	100	120	140	Vdc
Emitter-Base Voltage	$V_{EB}$	7.0			Vdc
Collector Current – Continuous	$I_C$	16			Adc
Peak		20			Adc
Base Current – Continuous	$I_B$	5.0			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	200			Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200			$^\circ\text{C}$

### \*THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	0.875	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data.

FIGURE 1 – POWER DERATING





Safe Area Curves are indicated by Figure 5. All Limits are applicable and must be observed.

16 AMPERE

## POWER TRANSISTORS COMPLEMENTARY SILICON

100-120-140 VOLTS  
200 WATTS



STYLE 1:  
PIN 1: BASE  
2: EMITTER  
CASE: COLLECTOR

NOTE:  
DIM "Q" IS DIA.

DIM	MIN	MAX	MIN	MAX
A	39.37	—	1.550	—
B	21.09	—	0.830	—
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
L	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.  
CASE 11-01  
(TO-3)

# 2N5629, 2N5630, 2N5631 NPN 2N6029, 2N6030, 2N6031 PNP

\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 200 \text{ mAdc}$ , $I_B = 0$ )	$V_{CE(sus)}$	100 120 140	— — —	Vdc
Collector-Emitter Cutoff Current ( $V_{CE} = 50 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 60 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 70 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— — —	1.0 1.0 1.0	mAdc
Collector-Emitter Cutoff Current ( $V_{CE} = \text{Rated } V_{CB}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = \text{Rated } V_{CB}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	— —	1.0 5.0	mAdc
Collector-Base Cutoff Current ( $V_{CB} = \text{Rated } V_{CB}$ , $I_E = 0$ )	$I_{CBO}$	—	1.0	mAdc
Emitter-Base Cutoff Current ( $V_{BE} = 7.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mAdc

<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 8.0 \text{ Adc}$ , $V_{CE} = 2.0 \text{ Vdc}$ )  ( $I_C = 16 \text{ Adc}$ , $V_{CE} = 2.0 \text{ Vdc}$ )	2N5629, 2N6029 2N5630, 2N6030 2N5631, 2N6031 All Types	$h_{FE}$	25 20 15 4.0	100 80 60 —
Collector-Emitter Saturation Voltage ( $I_C = 10 \text{ Adc}$ , $I_B = 1.0 \text{ Adc}$ ) ( $I_C = 16 \text{ Adc}$ , $I_B = 4.0 \text{ Adc}$ )	All Types	$V_{CE(sat)}$	— —	1.0 2.0
Base-Emitter Saturation Voltage ( $I_C = 10 \text{ Adc}$ , $I_B = 1.0 \text{ Adc}$ )		$V_{BE(sat)}$	—	1.8
Base-Emitter On Voltage ( $I_C = 8.0 \text{ Adc}$ , $V_{CE} = 2.0 \text{ Vdc}$ )		$V_{BE(on)}$	—	1.5


<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain—Bandwidth Product (2) ( $I_C = 1.0 \text{ Adc}$ , $V_{CE} = 20 \text{ Vdc}$ , $f_{test} = 0.5 \text{ MHz}$ )		$f_T$	1.0	—
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 0.1 \text{ MHz}$ )	2N5629, 30, 31 2N6029, 30, 31	$C_{ob}$	—	500 1000
Small-Signal Current Gain ( $I_C = 4.0 \text{ Adc}$ , $V_{CE} = 10 \text{ Vdc}$ , $f = 1.0 \text{ kHz}$ )		$h_{fe}$	15	—

\*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\geq 2.0\%$ .

(2)  $f_T = |h_{fe}| \cdot f_{test}$


FIGURE 2 — SWITCHING TIMES TEST CIRCUIT



$R_B$  and  $R_C$  VARIED TO OBTAIN DESIRED CURRENT LEVELS

$D_1$  MUST BE FAST RECOVERY TYPE, eg  
MB05300 USED ABOVE  $I_B \sim 100 \text{ mA}$   
MS06100 USED BELOW  $I_B \sim 100 \text{ mA}$

FIGURE 3 — TURN-ON TIME



For PNP test circuit, reverse all polarities and  $D_1$ .

2N5629, 2N5630, 2N5631 NPN  
2N6029, 2N6030, 2N6031 PNP

1.3

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA





There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_{J(pk)} = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 200^\circ\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

NPN  
2N5629, 2N5630, 2N5631

PNP  
2N6029, 2N6030, 2N6031

FIGURE 6 – TURN-OFF TIME





2N5629, 2N5630, 2N5631 NPN  
2N6029, 2N6030, 2N6031 PNP

NPN  
2N5629, 2N5630, 2N5631




FIGURE 7 - CAPACITANCE

PNP  
2N6029, 2N6030, 2N6031




FIGURE 8 - DC CURRENT GAIN







FIGURE 9 - COLLECTOR SATURATION REGION



# 2N5632, 2N5633, 2N5634 NPN

# 2N6229, 2N6230, 2N6231 PNP



**MOTOROLA**

1.3

## HIGH VOLTAGE-HIGH-POWER SILICON TRANSISTORS


... designed for use in high power audio amplifier applications and high-voltage switching regulator circuits.

- High Collector-Emitter Sustaining Voltage –  
 $V_{CE(sus)} = 100 \text{ Vdc (Min)} - 2N5632, 2N6229$   
 $= 120 \text{ Vdc (Min)} - 2N5633, 2N6230$   
 $= 140 \text{ Vdc (Min)} - 2N5634, 2N6231$
- High DC Current Gain @  $I_C = 5.0 \text{ Adc}$  –  
 $h_{FE} = 25 \text{ (Min)} - 2N5632, 2N6229$   
 $= 20 \text{ (Min)} - 2N5633, 2N6230$   
 $= 15 \text{ (Min)} - 2N5634, 2N6231$
- Low Collector-Emitter Saturation Voltage –  
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max)} @ I_C = 7.5 \text{ Adc}$

10 AMPERE

## COMPLEMENTARY SILICON POWER TRANSISTORS

100-120-140 VOLTS  
150 WATTS



### \*MAXIMUM RATINGS


Rating	Symbol	2N5632 2N6229	2N5633 2N6230	2N5634 2N6231	Unit
Collector-Emitter Voltage	$V_{CEO}$	100	120	140	Vdc
Collector-Base Voltage	$V_{CB}$	100	120	140	Vdc
Emitter-Base Voltage	$V_{EB}$	7.0			Vdc
Collector Current – Continuous	$I_C$	10			Adc
– Peak		15			Adc
Base Current – Continuous	$I_B$	5.0			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	150			Watts
Derate above $25^\circ\text{C}$		0.857			Watts/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200			$^\circ\text{C}$

### \*THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	1.17	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data.


FIGURE 1 – POWER DERATING



Safe area limits are indicated by Figure 5.  
Both limits are applicable and must be observed.

STYLE 1:  
PIN 1. BASE  
2. EMITTER  
CASE: COLLECTOR

NOTE:  
1. DIM "Q" IS DIA.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
L	3.84	4.09	0.151	0.161
Q	—	26.67	—	1.050

Collector connected to case.  
CASE 11-01  
TO-3

2N5632, 2N5633, 2N5634 NPN  
2N6229, 2N6230, 2N6231 PNP

\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage <sup>(1)</sup> ( $I_C = 200\text{ mA dc}$ , $I_B = 0$ )	$V_{CE(sus)}$			Vdc
2N5632, 2N6229		100	—	
2N5633, 2N6230		120	—	
2N5634, 2N6231		140	—	
Collector-Emitter Cutoff Current ( $V_{CE} = 50\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	—	1.0	mA dc
2N5632, 2N6229		—	1.0	
2N5633, 2N6230		—	1.0	
2N5634, 2N6231		—	1.0	
Collector-Emitter Cutoff Current ( $V_{CE} = \text{Rated } V_{CB}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = \text{Rated } V_{CB}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	—	1.0	mA dc
		—	5.0	
Collector Base Cutoff Current ( $V_{CB} = \text{Rated } V_{CB}$ , $I_E = 0$ )	$I_{CBO}$	—	1.0	mA dc
Emitter-Base Cutoff Current ( $V_{BE} = 7.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mA dc

**ON CHARACTERISTICS**

DC Current Gain <sup>(1)</sup> ( $I_C = 5.0\text{ A dc}$ , $V_{CE} = 2.0\text{ Vdc}$ )	$h_{FE}$	25	100	—
2N5632, 2N6229		20	80	
2N5633, 2N6230		15	60	
2N5634, 2N6231		5.0	—	
( $I_C = 10\text{ A dc}$ , $V_{CE} = 2.0\text{ Vdc}$ ) All Types				
Collector-Emitter Saturation Voltage ( $I_C = 7.5\text{ A dc}$ , $I_B = 0.75\text{ A dc}$ ) ( $I_C = 10\text{ A dc}$ , $I_B = 2.0\text{ A dc}$ )	$V_{CE(sat)}$	—	1.0	Vdc
		—	2.0	
Base-Emitter Saturation Voltage ( $I_C = 7.5\text{ A dc}$ , $I_B = 0.75\text{ A dc}$ )	$V_{BE(sat)}$	—	2.0	Vdc
Base-Emitter On Voltage ( $I_C = 5.0\text{ A dc}$ , $V_{CE} = 2.0\text{ Vdc}$ )	$V_{BE(on)}$	—	1.5	Vdc

**DYNAMIC CHARACTERISTICS**


Current-Gain-Bandwidth Product <sup>(2)</sup> ( $I_C = 1.0\text{ A dc}$ , $V_{CE} = 20\text{ Vdc}$ , $f_{test} = 0.5\text{ MHz}$ )	$f_T$	1.0	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 0.1\text{ MHz}$ )	$C_{ob}$	—	300	pF
		—	600	
Small Signal Current Gain ( $V_{CE} = 10\text{ Vdc}$ , $I_C = 2.0\text{ A dc}$ , $f = 1.0\text{ kHz}$ )	$h_{fe}$	15	—	—

\*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

(2)  $f_T = |h_{fe}| \bullet f_{test}$

FIGURE 2 — SWITCHING TIME TEST CIRCUIT



D1 MUST BE FAST RECOVERY TYPE, eg:  
M805300 USED ABOVE  $I_B \approx 100\text{ mA}$   
M806100 USED BELOW  $I_B \approx 100\text{ mA}$

For PNP test, reverse all polarities and D1.

2N5632, 2N5633, 2N5634 NPN  
2N6229, 2N6230, 2N6231 PNP

1.3

NPN  
2N5632, 2N5633, 2N5634

PNP  
2N6229, 2N6230, 2N6231

FIGURE 3 - TURN-ON TIME





FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.



The data of Figure 5 is based on  $T_{J(pk)} = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 200^\circ\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

2N5632, 2N5633, 2N5634 NPN  
2N6229, 2N6230, 2N6231 PNP

NPN  
2N5632, 2N5633, 2N5634

PNP  
2N6229, 2N6230, 2N6231

FIGURE 6 - TURN-OFF TIME



1.3

FIGURE 7 - CAPACITANCE







FIGURE 8 - DC CURRENT GAIN





# 2N5655, 2N5656, 2N5657



**MOTOROLA**

1.3

## PLASTIC NPN SILICON HIGH-VOLTAGE POWER TRANSISTOR

... designed for use in line-operated equipment such as audio output amplifiers; low-current, high-voltage converters; and AC line relays

- Excellent DC Current Gain —  $h_{FE} = 30-250$  @  $I_C = 100$  mAdc
- Current-Gain — Bandwidth Product —  
 $f_T = 10$  MHz (Min) @  $I_C = 50$  mAdc
- Packaged in Thermopad Case for Low Cost

### \*MAXIMUM RATINGS

Rating	Symbol	2N5655	2N5656	2N5657	Unit
Collector-Emitter Voltage	$V_{CEQ}$	250	300	350	Vdc
Collector-Base Voltage	$V_{CB}$	275	325	375	Vdc
Emitter-Base Voltage	$V_{EB}$	6.0			Vdc
Collector Current — Continuous	$I_C$	0.5			Adc
		1.0			Adc
Base Current	$I_B$	0.25			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	20			Watts
Derate above $25^\circ\text{C}$		0.16			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150			$^\circ\text{C}$

### THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	6.25	$^\circ\text{C}/\text{W}$

\*Indicates JEDEC Registered Data

0.5 AMPERE

POWER TRANSISTORS  
NPN SILICON

250-300-350 VOLTS  
20 WATTS



STYLE 1  
PIN 1. EMITTER  
2. COLLECTOR  
3. BASE

DIM	MILLIMETERS			INCHES	
	MIN	MAX		MIN	MAX
A	10.80	11.05		0.425	0.435
B	7.49	7.75		0.295	0.305
C	2.41	2.67		0.095	0.105
D	0.51	0.66		0.020	0.026
F	2.92	3.18		0.115	0.125
G	2.31	2.46		0.091	0.097
H	1.27	2.51		0.050	0.095
J	0.38	0.64		0.015	0.025
K	15.11	16.64		0.595	0.655
M	30 TYP			30 TYP	
Q	3.76	4.01		0.148	0.158
R	1.14	1.40		0.045	0.055
S	0.64	0.89		0.025	0.035
U	3.68	3.94		0.145	0.155
V	1.02	—		0.040	—

CASE 77-04  
TO-126

FIGURE 1 — POWER DERATING





FIGURE 2 — SUSTAINING VOLTAGE TEST CIRCUIT



Safe Area Limits are indicated by Figures 3 and 4. Both limits are applicable and must be observed.

# 2N5655, 2N5656, 2N5657

\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage ( $I_C = 100\text{ mAdc}$ (inductive), $L = 50\text{ mH}$ )	2N5655 2N5656 2N5657	$V_{CE(sus)}$	250 300 350		Vdc
Collector-Emitter Breakdown Voltage ( $I_C = 1.0\text{ mAdc}$ , $I_B = 0$ )	2N5655 2N5656 2N5657	$BV_{CEO}$	250 300 350	- - -	Vdc
Collector Cutoff Current ( $V_{CE} = 150\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 200\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 250\text{ Vdc}$ , $I_B = 0$ )	2N5655 2N5656 2N5657	$I_{CEO}$	- - -	0.1 0.1 0.1	mAcd
Collector Cutoff Current ( $V_{CE} = 250\text{ Vdc}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 300\text{ Vdc}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 350\text{ Vdc}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 150\text{ Vdc}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ ) ( $V_{CE} = 200\text{ Vdc}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ ) ( $V_{CE} = 250\text{ Vdc}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	2N5655 2N5656 2N5657 2N5655 2N5656 2N5657	$I_{CEX}$	- - - - - -	0.1 0.1 0.1 1.0 1.0 1.0	mAcd
Collector Cutoff Current ( $V_{CB} = 275\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 325\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 375\text{ Vdc}$ , $I_E = 0$ )	2N5655 2N5656 2N5657	$I_{CBO}$	- - -	10 10 10	$\mu\text{Acd}$
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )		$I_{EBO}$		10	$\mu\text{Acd}$

## ON CHARACTERISTICS

DC Current Gain (1) ( $I_C = 50\text{ mAcd}$ , $V_{CE} = 10\text{ Vdc}$ ) ( $I_C = 100\text{ mAcd}$ , $V_{CE} = 10\text{ Vdc}$ ) ( $I_C = 250\text{ mAcd}$ , $V_{CE} = 10\text{ Vdc}$ ) ( $I_C = 500\text{ mAcd}$ , $V_{CE} = 10\text{ Vdc}$ )		$h_{FE}$	25 30 15 5.0	250 -	
Collector-Emitter Saturation Voltage (1) ( $I_C = 100\text{ mAcd}$ , $I_B = 10\text{ mAcd}$ ) ( $I_C = 250\text{ mAcd}$ , $I_B = 25\text{ mAcd}$ ) ( $I_C = 500\text{ mAcd}$ , $I_B = 100\text{ mAcd}$ )		$V_{CE(sat)}$	- - -	1.0 2.5 10	Vdc
Base-Emitter Voltage (1) ( $I_C = 100\text{ mAcd}$ , $V_{CE} = 10\text{ Vdc}$ )		$V_{BE}$	-	1.0	Vdc

## DYNAMIC CHARACTERISTICS


Current-Gain-Bandwidth Product (2) ( $I_C = 50\text{ mAcd}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 10\text{ MHz}$ )		$f_T$	10		MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 100\text{ kHz}$ )		$C_{ob}$	-	25	pF
Small-Signal Current Gain ( $I_C = 100\text{ mAcd}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1.0\text{ kHz}$ )		$h_{fe}$	20	-	

\*Indicates JEDEC Registered Data for 2N5655 Series

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

(2)  $f_T$  is defined as the frequency at which  $|h_{fe}|$  extrapolates to unity

FIGURE 3 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 150^\circ\text{C}$ . At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 4 – CURRENT GAIN




FIGURE 5 – "ON" VOLTAGES




FIGURE 6 – CAPACITANCE




FIGURE 7 – TURN-ON TIME





FIGURE 8 – TURN-OFF TIME





# MOTOROLA

## 2N5683, 2N5684 PNP 2N5685, 2N5686 NPN

### 1.3

#### HIGH-CURRENT COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for use in high-power amplifier and switching circuit applications.

- High Current Capability —  $I_C$  Continuous = 50 Amperes.
- DC Current Gain —  
 $h_{FE} = 15 - 60$  @  $I_C = 25$  Adc
- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 1.0$  Vdc (Max) @  $I_C = 25$  Adc

#### 50 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS

60-80 VOLTS  
300 WATTS

#### \*MAXIMUM RATINGS


Rating	Symbol	2N5683 2N5685	2N5684 2N5686	Unit
Collector-Emitter Voltage	$V_{CEQ}$	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0		Vdc
Collector Current — Continuous	$I_C$	50		Adc
Base Current	$I_B$	15		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	300 1.715		Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ\text{C}$

#### \*THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	0.584	$^\circ\text{C}/\text{W}$

\*Indicates JEDEC Registered Data.

FIGURE 1 — POWER DERATING



Safe Area Curves are indicated by Figure 5. All limits are applicable and must be observed.



STYLE 1:  
PIN 1. BASE  
2. EMITTER  
CASE. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.35	39.37	1.510	1.550
B	19.30	21.08	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.60	0.057	0.063
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.13	0.440	0.480
L	3.84	4.08	0.151	0.161
R	24.89	26.67	0.980	1.050

CASE 197-01  
TO-3 Except Pin Diameter

# 2N5683, 2N5684 PNP, 2N5685, 2N5686 NPN


## \*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (Note 1) ( $I_C = 0.2 \text{ Adc}$ , $I_B = 0$ )	$V_{CE0}(\text{sus})$	60 80	—	Vdc
Collector Cutoff Current ( $V_{CE} = 30 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 40 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— —	1.0 1.0	mAdc
Collector Cutoff Current ( $V_{CE} = 60 \text{ Vdc}$ , $V_{EB}(\text{off}) = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{EB}(\text{off}) = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 60 \text{ Vdc}$ , $V_{EB}(\text{off}) = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{EB}(\text{off}) = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	— — — —	2.0 2.0 10 10	mAdc
Collector Cutoff Current ( $V_{CB} = 60 \text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 80 \text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	— —	2.0 2.0	mAdc
Emitter Cutoff Current ( $V_{BE} = 5.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	5.0	mAdc
<b>ON CHARACTERISTICS</b>				
DC Current Gain (Note 1) ( $I_C = 25 \text{ Adc}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 50 \text{ Adc}$ , $V_{CE} = 5.0 \text{ Vdc}$ )	$h_{FE}$	15 5.0	60 —	—
Collector-Emitter Saturation Voltage (Note 1) ( $I_C = 25 \text{ Adc}$ , $I_B = 2.5 \text{ Adc}$ ) ( $I_C = 50 \text{ Adc}$ , $I_B = 10 \text{ Adc}$ )	$V_{CE}(\text{sat})$	— —	1.0 5.0	Vdc
Base-Emitter Saturation Voltage (Note 1) ( $I_C = 25 \text{ Adc}$ , $I_B = 2.5 \text{ Adc}$ )	$V_{BE}(\text{sat})$	—	2.0	Vdc
Base-Emitter On Voltage (Note 1) ( $I_C = 25 \text{ Adc}$ , $V_{CE} = 2.0 \text{ Vdc}$ )	$V_{BE}(\text{on})$	—	2.0	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain–Bandwidth Product ( $I_C = 5.0 \text{ Adc}$ , $V_{CE} = 10 \text{ Vdc}$ , $f = 1.0 \text{ MHz}$ )	$f_T$	2.0	—	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 0.1 \text{ MHz}$ )	$C_{ob}$	—	2000 1200	pF
Small-Signal Current Gain ( $I_C = 10 \text{ Adc}$ , $V_{CE} = 5.0 \text{ Vdc}$ , $f = 1.0 \text{ kHz}$ )	$h_{fe}$	15	—	—

\* Indicates JEDEC Registered Data

Note 1: Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

FIGURE 2 – SWITCHING TIME TEST CIRCUIT



FOR CURVES OF FIGURES 3 & 6,  $R_B$  &  $R_L$  ARE VARIED.  
INPUT LEVELS ARE APPROXIMATELY AS SHOWN.  
FOR NPN CIRCUITS, REVERSE ALL POLARITIES.

FIGURE 3 – TURN-ON TIME








FIGURE 4 – THERMAL RESPONSE



1.3

FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_{J(pk)} = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 200^\circ\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE



# 2N5683, 2N5684 PNP, 2N5685, 2N5686 NPN

PNP  
2N5683, 2N5684

NPN  
2N5685, 2N5686

FIGURE 8 — DC CURRENT GAIN





FIGURE 9 — COLLECTOR SATURATION REGION







FIGURE 10 — "ON" VOLTAGES




**MOTOROLA**

**2N5758, 2N5759, 2N5760 NPN**  
**2N6226, 2N6227, 2N6228 PNP**

**1.3**


### HIGH-VOLTAGE HIGH-POWER SILICON TRANSISTORS

... designed for use in high power audio amplifier applications and high voltage switching regulator circuits.

- High Collector-Emitter Sustaining Voltage —  
 $V_{CE(sus)} = 100 \text{ Vdc (Min) — 2N5758, 2N6226}$   
 $= 120 \text{ Vdc (Min) — 2N5759, 2N6227}$   
 $= 140 \text{ Vdc (Min) — 2N5760, 2N6228}$
- DC Current Gain @  $I_C = 3.0 \text{ Adc}$  —  
 $h_{FE} = 25 \text{ (Min) — 2N5758, 2N6226}$   
 $= 20 \text{ (Min) — 2N5759, 2N6227}$   
 $= 15 \text{ (Min) — 2N5760, 2N6228}$
- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) @ } I_C = 3.0 \text{ Adc}$

### 6 AMPERE POWER TRANSISTORS COMPLEMENTARY SILICON

**100-120-140 VOLTS**  
**150 WATTS**



#### \*MAXIMUM RATINGS



Rating	Symbol	2N5758 2N6226	2N5759 2N6227	2N5760 2N6228	Unit
Collector-Emitter Voltage	$V_{CE}$	100	120	140	Vdc
Collector-Base Voltage	$V_{CB}$	100	120	140	Vdc
Emitter-Base Voltage	$V_{EB}$	7.0			Vdc
Collector Current - Continuous	$I_C$	6.0			Adc
Peak		10			
Base Current	$I_B$	4.0			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	150			Watts
Derate above $25^\circ\text{C}$		0.857			W/ $^\circ\text{C}$
Operating and Storage Junction, Temperature Range	$T_J, T_{stg}$	-65 to +200			$^\circ\text{C}$

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	1.17	$^\circ\text{C/W}$


\*Indicates JEDEC Registered Data

**FIGURE 1 - POWER DERATING**



STYLE 1:  
 PIN 1: BASE  
 2: EMITTER  
 CASE: COLLECTOR

NOTE:  
 1. DIM "Q" IS DIA.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	8.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.136
F	25.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	28.67	—	1.050

Collector connected to case.  
 CASE 11 01  
 TO-3

2N5758, 2N5759, 2N5760 NPN  
2N6226, 2N6227, 2N6228 PNP


\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 200 \text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	100 120 140	—	Vdc
Collector Cutoff Current ( $V_{CE} = 50 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 60 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 70 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— — —	1.0 1.0 1.0	mA
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CB}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = \text{Rated } V_{CB}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	— —	1.0 5.0	mA
Collector Cutoff Current ( $V_{CB} = \text{Rated } V_{CB}$ , $I_E = 0$ )	$I_{CBO}$	—	1.0	mA
Emitter Cutoff Current ( $V_{BE} = 7.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mA
<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 3.0 \text{ A}$ , $V_{CE} = 2.0 \text{ Vdc}$ )  ( $I_C = 6.0 \text{ A}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) All Types	$h_{FE}$	25 20 15 5.0	100 80 60 —	—
Collector-Emitter Saturation Voltage ( $I_C = 3.0 \text{ A}$ , $I_B = 0.3 \text{ A}$ ) ( $I_C = 6.0 \text{ A}$ , $I_B = 1.2 \text{ A}$ )	$V_{CE(sat)}$	— —	1.0 2.0	Vdc
Base-Emitter On Voltage ( $I_C = 3.0 \text{ A}$ , $V_{CE} = 2.0 \text{ Vdc}$ )	$V_{BE(on)}$	—	1.5	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain - Bandwidth Product ( $I_C = 0.5 \text{ A}$ , $V_{CE} = 20 \text{ Vdc}$ , $f_{\text{test}} = 0.5 \text{ MHz}$ )	$f_T$	1.0	—	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 0.1 \text{ MHz}$ )	$C_{ob}$	—	300	pF
Small-Signal Current Gain ( $I_C = 2.0 \text{ A}$ , $V_{CE} = 10 \text{ Vdc}$ , $f = 1.0 \text{ kHz}$ )	$h_{fe}$	15	—	—

\*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$

(2)  $f_T$   $\dagger h_{fe} \dagger f_{\text{test}}$



\*For PNP test circuit, reverse all polarities and D1.

2N5758, 2N5759, 2N5760 NPN  
2N6226, 2N6227, 2N6228 PNP

NPN  
2N5758, 2N5759, 2N5760

PNP  
2N6226, 2N6227, 2N6228

FIGURE 3 — TURN-ON TIME





FIGURE 4 — THERMAL RESPONSE





FIGURE 5 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 5 is based on  $T_J(pk) = 200^\circ C$ .  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) \leq 200^\circ C$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



2N5758, 2N5759, 2N5760 NPN  
2N6226, 2N6227, 2N6228 PNP

1.3

NPN  
2N5758, 2N5759, 2N5760




FIGURE 6 — TURN-OFF TIME

PNP  
2N6226, 2N6227, 2N6228




FIGURE 7 — CAPACITANCE







FIGURE 8 — DC CURRENT GAIN




**MOTOROLA**

**2N5838**  
**2N5839**  
**2N5840**

**1.3**

# HIGH VOLTAGE NPN SILICON POWER TRANSISTORS


... designed for high voltage inverters, switching regulators, and line-operated amplifier applications. Especially well suited for switching power supply applications.

- High Collector-Emitter Sustaining Voltage —  
 $V_{CEO(sus)} = 250 \text{ Vdc (Min)} -$   
 $= 275 \text{ Vdc (Min)} -$   
 $= 350 \text{ Vdc (Min)}$
- Excellent DC Current Gain —  
 $h_{FE} = 10-50 @ I_C = 2.0 \text{ Adc} - 2N5839, 2N5840$   
 $= 8-40 @ I_C = 3.0 \text{ Adc} - 2N5838$

**3 AMPERE**

**NPN SILICON  
POWER TRANSISTORS**

**250-350 VOLTS  
100 WATTS**




## \*MAXIMUM RATINGS

Rating	Symbol	2N5838	2N5839	2N5840	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	250	275	350	Vdc
Collector-Emitter Voltage ( $R_{BE} = 50 \Omega$ )	$V_{CER}$	275	300	375	Vdc
Collector-Emitter Voltage	$V_{CEV}$	275	300	375	Vdc
Collector-Base Voltage	$V_{CB}$	275	300	375	Vdc
Emitter-Base Voltage	$V_{EB}$	6			Vdc
Collector Current — Continuous Peak	$I_C$	3 5			Adc
Base Current	$I_B$	1.5			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	100 0.56			Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200			$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.75	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data.



### NOTES:

- DIMENSIONS Q AND V ARE DATUMS.
- $\square$  IS SEATING PLANE AND DATUM.
- POSITIONAL TOLERANCE FOR MOUNTING HOLE D.

STYLE 1  
PIN 1 BASE  
2. EMITTER  
CASE COLLECTOR

$\phi .13 (0.005) \text{ T V } \odot$

FOR LEADS:

$\phi .13 (0.005) \text{ T V } \odot \text{ Q } \odot$

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.09	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.08	0.039	0.043
E	1.40	1.78	0.095	0.070
F	30.15 BSC	1.187 BSC		
G	10.92 BSC	0.430 BSC		
H	5.46 BSC	0.215 BSC		
J	16.89 BSC	0.665 BSC		
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage ( $I_C = 200\text{ mA}$ , $I_B = 0$ )	$V_{CEO(sus)}$	250 275 350	— — —	Vdc
Collector-Emitter Sustaining Voltage ( $I_C = 100\text{ mA}$ , $V_{BE(off)} = 1.5\text{ V}$ , $L = 10\text{ mH}$ )	$V_{CEX(sus)}$	275 300 375	— — —	Vdc
Collector-Emitter Sustaining Voltage ( $I_C = 200\text{ mAdc}$ , $R_{BE} = 50\text{ Ohms}$ )	$V_{CER(sus)}$	275 300 375	— — —	Vdc
Emitter-Base Breakdown Voltage ( $I_E = 20\text{ mAdc}$ , $I_C = 0$ )	$V_{EBO}$	6	—	Vdc
Emitter Cutoff Current ( $V_{CE} = 6\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1	mAdc
Collector Cutoff Current ( $V_{CE} = 200\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	—	2	mAdc
( $V_{CE} = 250\text{ Vdc}$ , $I_B = 0$ )		—	2	
( $V_{CE} = 250\text{ Vdc}$ , $I_B = 0$ )		—	2	
Collector Cutoff Current ( $V_{CEV} = 265\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ )	$I_{CEV}$	—	5	mAdc
( $V_{CEV} = 290\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ )		—	2	
( $V_{CEV} = 360\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ )		—	2	
Collector Cutoff Current ( $V_{CEV} = 265\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	—	8	mAdc
( $V_{CEV} = 290\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )		—	5	
( $V_{CEV} = 360\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )		—	5	

## ON CHARACTERISTICS (1)

DC Current Gain ( $I_C = 0.5\text{ Adc}$ , $V_{CE} = 5\text{ Vdc}$ )	ALL TYPES 2N5839, 40 2N5838	$h_{FE}$	20 10 8	— 50 40	—
( $I_C = 2\text{ Adc}$ , $V_{CE} = 3\text{ Vdc}$ )					
( $I_C = 3\text{ Adc}$ , $V_{CE} = 2\text{ Vdc}$ )					
Collector-Emitter Saturation Voltage ( $I_C = 3\text{ Adc}$ , $I_B = 0.375\text{ Adc}$ )	2N5838	$V_{CE(sat)}$	—	1.0	Vdc
( $I_C = 2\text{ Adc}$ , $I_B = 0.2\text{ Adc}$ )	2N5839		—	1.5	
( $I_C = 2\text{ Adc}$ , $I_B = 0.2\text{ Adc}$ )	2N5840		—	1.5	
Base-Emitter Saturation Voltage ( $I_C = 3\text{ Adc}$ , $I_B = 0.375\text{ Adc}$ )	2N5838	$V_{BE(sat)}$	—	2	Vdc
( $I_C = 2\text{ Adc}$ , $I_B = 0.2\text{ Adc}$ )	2N5839		—	2	
( $I_C = 2\text{ Adc}$ , $I_B = 0.2\text{ Adc}$ )	2N5840		—	2	

## DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ( $I_C = 200\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ , $f_{test} = 1\text{ Mhz}$ )	$ h_{fe} $	5	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1\text{ Mhz}$ )	$C_{ob}$	—	150	pF

## SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased $t = 1.0\text{ s}$ (non-repetitive) ( $V_{CE} = 40\text{ Vdc}$ )	$I_{S/b}$	2.5	—	Adc
Second Breakdown Energy with Base Reverse Biased ( $I_C = 3.0$ , $V_{BE(off)} = 4.0\text{ Vdc}$ , $L = 100\text{ }\mu\text{H}$ )	$E_{S/b}$	0.45	—	mJ

## SWITCHING CHARACTERISTICS, MAXIMUM LIMITS

Resistive Load		Symbol	2N5838(2)	2N5839	2N5840	Unit
Rise Time	( $V_{CC} = 200\text{ Vdc}$ , $I_C = 2\text{ Adc}$ , $I_{B1} = I_{B2} = 0.2\text{ Adc}$ , $t_p = 100\text{ }\mu\text{s}$ , Duty Cycle $\leq 2\%$ )	$t_r$	1.5	1.5	1.75	$\mu\text{s}$
Storage Time		$t_s$	3.0	3.75	3.0	$\mu\text{s}$
Fall Time		$t_f$	1.5	1.5	1.5	$\mu\text{s}$

(1) Pulse Test: Pulse Width =  $100\text{ }\mu\text{s}$ , Duty Cycle = 2%.(2) For 2N5838,  $I_C = 3\text{ Adc}$ ,  $I_{B1} = I_{B2} = 0.375\text{ Adc}$

FIGURE 1 — THERMAL RESPONSE





FIGURE 2 — SAFE OPERATING AREA




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 2 is based on  $T_C = 25^\circ\text{C}$ .  $T_J(\text{pk})$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 2 may be found at any case temperature by using the appropriate curve on Figure 4.


$T_J(\text{pk})$  may be calculated from the data in Figure 1. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 3 — SWITCHING TIMES TEST CIRCUIT



\*  $I_{B1}$  and  $I_{B2}$  measured with Tektronix current probe P6019 or equivalent.

FIGURE 4 — POWER DERATING



# 2N5875, 2N5876 PNP 2N5877, 2N5878 NPN



**MOTOROLA**

**1.3**

## COMPLEMENTARY SILICON HIGH-POWER TRANSISTORS

... designed for general-purpose power amplifier and switching applications.

- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) @ } I_C = 5.0 \text{ Adc}$
- Low Leakage Current —  
 $I_{CEX} = 0.5 \text{ mAdc (Max) @ Rated Voltage}$
- Excellent DC Current Gain —  
 $h_{FE} = 20 \text{ (Min) @ } I_C = 4.0 \text{ Adc}$
- High Current Gain — Bandwidth Product —  
 $f_T = 4.0 \text{ MHz (Min) @ } I_C = 0.5 \text{ A}$

## 10 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS



**60-80 VOLTS  
150 WATTS**

### \*MAXIMUM RATINGS

Rating	Symbol	2N5875 2N5877	2N5876 2N5878	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0		Vdc
Collector Current — Continuous Peak	$I_C$	10	20	Adc
Base Current	$I_B$	4.0		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	150	0.857	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	1.17	$^\circ\text{C/W}$



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

CASE 11-01  
TO-3

NOTE:  
1. DIM "Q" IS DIA. Collector connected to case.



## 2N5875, 2N5876 PNP, 2N5877, 2N5878 NPN

### \*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 200 \text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	60 80	— —	Vdc
Collector Cutoff Current ( $V_{CE} = 30 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 40 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— —	1.0 1.0	mA <sub>dc</sub>
Collector Cutoff Current ( $V_{CE} = 60 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 60 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	— — — —	0.5 0.5 5.0 5.0	mA <sub>dc</sub>
Collector Cutoff Current ( $V_{CB} = 60 \text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 80 \text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	— —	0.5 0.5	mA <sub>dc</sub>
Emitter Cutoff Current ( $V_{EB} = 5.0 \text{ Vdc}$ , $I_E = 0$ )	$I_{EBO}$	—	1.0	mA <sub>dc</sub>

### ON CHARACTERISTICS

DC Current Gain (1) ( $I_C = 1.0 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ ) ( $I_C = 4.0 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ ) ( $I_C = 10 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ )	$h_{FE}$	35 20 4.0	— 100 —	—
Collector-Emitter Saturation Voltage (1) ( $I_C = 5.0 \text{ A}$ , $I_B = 0.5 \text{ A}$ ) ( $I_C = 10 \text{ A}$ , $I_B = 2.5 \text{ A}$ )	$V_{CE(sat)}$	— —	1.0 3.0	Vdc
Base-Emitter Saturation Voltage (1) ( $I_C = 10 \text{ A}$ , $I_B = 2.5 \text{ A}$ )	$V_{BE(sat)}$	—	2.5	Vdc
Base-Emitter On Voltage (1) ( $I_C = 4.0 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ )	$V_{BE(on)}$	—	1.5	Vdc

### DYNAMIC CHARACTERISTICS

Current-Gain — Bandwidth Product (2) ( $I_C = 0.5 \text{ A}$ , $V_{CE} = 10 \text{ Vdc}$ , $f_{test} = 1.0 \text{ MHz}$ )	$f_T$	4.0	—	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 1.0 \text{ MHz}$ )	$C_{ob}$	— —	500 300	pF
Small-Signal Current Gain ( $I_C = 1.0 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ , $f = 1.0 \text{ kHz}$ )	$h_{fe}$	20	—	—

### SWITCHING CHARACTERISTICS


Rise Time	$t_r$	—	0.7	$\mu\text{s}$
Storage Time	$t_s$	—	1.0	$\mu\text{s}$
Fall Time	$t_f$	—	0.8	$\mu\text{s}$

\*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

(2)  $f_T = |h_{fe}| \cdot f_{test}$

FIGURE 2 — SWITCHING TIME TEST CIRCUIT




For NPN test circuit, reverse all polarities.

D1 MUST BE FAST RECOVERY TYPE, e.g.

MB05300 USED ABOVE  $I_B = 100 \text{ mA}$

MSD6100 USED BELOW  $I_B = 100 \text{ mA}$

FIGURE 3 — TURN-ON TIME



1.3

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_J(pk) = 200^\circ C$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) < 200^\circ C$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE





# MOTOROLA

## 2N5879, 2N5880, PNP 2N5881, 2N5882 NPN

### 1.3

### COMPLEMENTARY SILICON HIGH-POWER TRANSISTORS

... designed for general-purpose power amplifier and switching applications.

- Collector-Emitter Sustaining Voltage —  
 $V_{CE(sus)} = 60 \text{ Vdc (Min)} - 2N5879, 2N5881$   
 $= 80 \text{ Vdc (Min)} - 2N5880, 2N5882$
- DC Current Gain —  
 $h_{FE} = 20 \text{ (Min)} @ I_C = 6.0 \text{ Adc}$
- Low Collector — Emitter Saturation Voltage —  
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max)} @ I_C = 7.0 \text{ Adc}$
- High Current — Gain-Bandwidth Product —  
 $f_T = 4.0 \text{ MHz (Min)} @ I_C = 1.0 \text{ Adc}$
- Recommended for New Circuit Designs

### 15 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS

60-80 VOLTS  
160 WATTS

#### \*MAXIMUM RATINGS



Rating	Symbol	2N5879 2N5881	2N5880 2N5882	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0		Vdc
Collector Current — Continuous	$I_C$	15	30	Adc
Base Current	$I_B$	5.0		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	160 0.915		Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ\text{C}$

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	1.1	$^\circ\text{C/W}$

\*Indicates JEDEC registered data. Limits and conditions differ on some parameters and re-registration reflecting these changes has been requested. All above values meet or exceed present JEDEC registered data.

FIGURE 1 — POWER DERATING



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

NOTE:  
1. DIM "Q" IS DIA.

Collector connected to case.

2N5879, 2N5880 PNP, 2N5881, 2N5882 NPN

\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^{\circ}\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 200 \text{ mA dc}$ , $I_B = 0$ )	$V_{CE(sus)}$	—	—	Vdc
2N5879, 2N5881 2N5880, 2N5882		60 80	—	
Collector Cutoff Current ( $V_{CE} = 30 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 40 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	—	1.0 1.0	mAdc
2N5879, 2N5881 2N5880, 2N5882				
Collector Cutoff Current ( $V_{CE} = 60 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 60 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	—	0.5 0.5 5.0 5.0	mAdc
2N5879, 2N5881 2N5880, 2N5882 2N5879, 2N5881 2N5880, 2N5882				
Collector Cutoff Current ( $V_{CB} = 60 \text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 80 \text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	—	0.5 0.5	mAdc
2N5879, 2N5881 2N5880, 2N5882				
Emitter Cutoff Current ( $V_{EB} = 5.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mAdc

## ON CHARACTERISTICS

DC Current Gain (1) ( $I_C = 2.0$ Adc, $V_{CE} = 4.0$ Vdc) ( $I_C = 6.0$ Adc, $V_{CE} = 4.0$ Vdc) ( $I_C = 15$ Adc, $V_{CE} = 4.0$ Vdc)	$h_{FE}$	35 20 4.0	— 100 —	—
Collector-Emitter Saturation Voltage (1) ( $I_C = 7.0$ Adc, $I_B = 0.7$ Adc) ( $I_C = 15$ Adc, $I_B = 3.75$ Adc)	$V_{CE(sat)}$	—	1.0 4.0	Vdc
Base-Emitter Saturation Voltage (1) ( $I_C = 15$ Adc, $I_B = 3.75$ Adc)	$V_{BE(sat)}$	—	2.5	Vdc
Base-Emitter On Voltage (1) ( $I_C = 6.0$ Adc, $V_{CE} = 4.0$ Vdc)	$V_{BE(on)}$	—	1.5	Vdc

### DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product (2) ( $I_C = 1.0$ A dc, $V_{CE} = 10$ V dc, $f_{test} = 1.0$ MHz)	$f_T$	4.0	MHz
Output Capacitance ( $V_{CB} = 10$ V dc, $I_E = 0$ , $f = 100$ kHz)	$C_{ob}$	— — 600 400	pF
Small-Signal Current Gain ( $I_C = 2.0$ A dc, $V_{CE} = 4.0$ V dc, $f = 1.0$ kHz)	$h_{fe}$	20	—

### SWITCHING CHARACTERISTICS

Rise Time	(V <sub>CC</sub> = 30 Vdc, I <sub>C</sub> = 6.0 Adc, I <sub>B1</sub> = I <sub>B2</sub> = 0.6 Adc See Figure 2)	t <sub>r</sub>	—	0.7	μs
Storage Time		t <sub>s</sub>	—	1.0	μs
Fall Time		t <sub>f</sub>	—	0.8	μs

\*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width  $\leq 300 \mu s$ , Duty Cycle  $\leq 2.0\%$

$$(2) f_T = |h_{fe}| \cdot f_{\text{test}}$$

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT




FIGURE 3 – TURN-ON TIME






FIGURE 4 – THERMAL RESPONSE



1.3

FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_J(pk) = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) < 200^\circ\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE





PNP  
2N5879, 2N5880

NPN  
2N5881, 2N5882

FIGURE 8 — DC CURRENT GAIN





FIGURE 9 — COLLECTOR SATURATION REGION







FIGURE 10 — "ON" VOLTAGES





# MOTOROLA

## 2N5883, 2N5884 PNP 2N5885, 2N5886 NPN

### 1.3

### COMPLEMENTARY SILICON HIGH-POWER TRANSISTORS

... designed for general-purpose power amplifier and switching applications.

- Low Collector-Emitter Saturation Voltage –  
 $V_{CE(sat)} = 1.0 \text{ Vdc, (max) at } I_C = 15 \text{ Adc}$
- Low Leakage Current  
 $I_{CEX} = 1.0 \text{ mAdc (max) at Rated Voltage}$
- Excellent DC Current Gain –  
 $h_{FE} = 20 \text{ (min) at } I_C = 10 \text{ Adc}$
- High Current Gain Bandwidth Product –  
 $f_T = 4.0 \text{ MHz (min) at } I_C = 1.0 \text{ Adc}$

### 25 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS

60-80 VOLTS  
200 WATTS

### \*MAXIMUM RATINGS




Rating	Symbol	2N5883 2N5885	2N5884 2N5886	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0		Vdc
Collector Current – Continuous Peak	$I_C$	25 50		Adc
Base Current	$I_B$	7.5		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	200 1.15		Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	0.875	$^\circ\text{C/W}$

\*Indicates JEDEC registered data. Limits and conditions differ on some parameters and re-registration reflecting these changes has been requested. All above values meet or exceed present JEDEC registered data.

FIGURE 1 – POWER DERATING



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

NOTE: Collector connected to case.  
1. DIM "Q" IS DIA. CASE 11-01  
TO-3

## 2N5883, 2N5884 PNP, 2N5885, 2N5886 NPN

\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 200 \text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	60 80	—	Vdc
Collector Cutoff Current ( $V_{CE} = 30 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 40 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	—	2.0 2.0	mA
Collector Cutoff Current ( $V_{CE} = 60 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 60 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	— — — —	1.0 1.0 10 10	mA
Collector Cutoff Current ( $V_{CB} = 60 \text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 80 \text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	— —	1.0 1.0	mA
Emitter Cutoff Current ( $V_{EB} = 5.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mA

### ON CHARACTERISTICS

DC Current Gain (1) ( $I_C = 3.0 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ ) ( $I_C = 10 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ ) ( $I_C = 25 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ )	$h_{FE}$	35 20 4.0	100	—
Collector-Emitter Saturation Voltage (1) ( $I_C = 15 \text{ A}$ , $I_B = 1.5 \text{ A}$ ) ( $I_C = 25 \text{ A}$ , $I_B = 6.25 \text{ A}$ )	$V_{CE(sat)}$	—	1.0 4.0	Vdc
Base-Emitter Saturation Voltage (1) ( $I_C = 25 \text{ A}$ , $I_B = 6.25 \text{ A}$ )	$V_{BE(sat)}$	—	2.5	Vdc
Base-Emitter On Voltage (1) ( $I_C = 10 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ )	$V_{BE(on)}$	—	1.5	Vdc

### DYNAMIC CHARACTERISTICS

Current-Gain - Bandwidth Product (2) ( $I_C = 1.0 \text{ A}$ , $V_{CE} = 10 \text{ Vdc}$ , $f_{test} = 1.0 \text{ MHz}$ )	$f_T$	4.0	—	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 1.0 \text{ MHz}$ )	$C_{ob}$	—	1000 500	pF
Small-Signal Current Gain ( $I_C = 3.0 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ , $f_{test} = 1.0 \text{ kHz}$ )	$h_{fe}$	20	—	—

### SWITCHING CHARACTERISTICS

Rise Time	$V_{CC} = 30 \text{ Vdc}$ , $I_C = 10 \text{ A}$ , $I_{B1} = I_{B2} = 1.0 \text{ A}$	$t_r$	0.7	$\mu\text{s}$
Storage Time		$t_s$	1.0	$\mu\text{s}$
Fall Time		$t_f$	0.8	$\mu\text{s}$


\*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .


(2)  $f_T = |h_{fe}| \cdot f_{test}$

FIGURE 2 – SWITCHING TIME EQUIVALENT TEST CIRCUITS

#### TURN-ON TIME



#### TURN-OFF TIME



FOR CURVES OF FIGURES 3 & 6,  $R_B$  &  $R_L$  ARE VARIED.  
INPUT LEVELS ARE APPROXIMATELY AS SHOWN.  
FOR NPN, REVERSE ALL POLARITIES

FIGURE 3 – TURN-ON TIME




FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_J(pk) = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) \leq 200^\circ\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - TURN-OFF TIME





FIGURE 7 - CAPACITANCE



# 2N5883, 2N5884 PNP, 2N5885, 2N5886 NPN

PNP DEVICES  
2N5883 and 2N5884

NPN DEVICES  
2N5885 and 2N5886

FIGURE 8 – DC CURRENT GAIN





FIGURE 9 – COLLECTOR SATURATION REGION







FIGURE 10 – "ON" VOLTAGES







# MOTOROLA

# 2N5974, 2N5975, 2N5976

# 1.3

## PNP SILICON PLASTIC POWER TRANSISTORS

... designed for use in general purpose amplifier and switching applications.

- DC Current Gain Specified to 5 Amperes  
 $h_{FE} = 20-120 @ I_C = 2.5 \text{ Adc}$   
 $= 7.0 (\text{Min}) @ I_C = 5.0 \text{ Adc}$
- Collector-Emitter Sustaining Voltage –  
 $V_{CE(sus)} = 40 \text{ Vdc (Min)} - 2N5974$   
 $= 60 \text{ Vdc (Min)} - 2N5975$   
 $= 80 \text{ Vdc (Min)} - 2N5976$
- High Current Gain – Bandwidth Product –  
 $f_T = 2.0 \text{ MHz (Min)} @ I_C = 500 \text{ mAdc}$
- Complements to NPN Transistors 2N5977, 2N5978, 2N5979


### \*MAXIMUM RATINGS

Rating	Symbol	2N5974	2N5975	2N5976	Unit
Collector-Emitter Voltage	$V_{CE}$	40	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	60	80	100	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0			Vdc
Collector Current - Continuous	$I_C$	5.0			Adc
Peak		10			
Base Current	$I_B$	2.0			Adc
Total Power Dissipation	$P_D$	75			Watts
@ $T_C = 25^\circ\text{C}$		0.60			W/ $^\circ\text{C}$
Derate above $25^\circ\text{C}$		-65 to +150			$^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$				

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	1.67	$^\circ\text{C/W}$



\*Indicates JEDEC Registered Data for 2N5974 Series.



## 5 AMPERE POWER TRANSISTORS

### PNP SILICON

40-60-80 VOLTS  
75 WATTS



STYLE 2:

PIN 1. EMITTER  
2. COLLECTOR  
3. BASE



### NOTES:

1. DIM "D" UNCONTROLLED IN ZONE "H"
2. DIM "F" DIA THRU
3. HEAT SINK CONTACT AREA (BOTTOM)
4. LEADS WITHIN 0.005" RAD OF TRUE POSITION (TP) AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22 BSC		0.166 BSC	
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	90 TYP		90 TYP	
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255
V	2.03	—	0.080	—

CASE 90-05  
TO-127

# 2N5974, 2N5975, 2N5976

## \*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 100 \text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	40 60 80	— —	Vdc
Collector Cutoff Current ( $V_{CE} = 20 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 30 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 40 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— — —	1.0 1.0 1.0	mA
Collector Cutoff Current ( $V_{CE} = 60 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 100 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 40 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ , $T_C = 125^\circ\text{C}$ ) ( $V_{CE} = 60 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ , $T_C = 125^\circ\text{C}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ , $T_C = 125^\circ\text{C}$ )	$I_{CEX}$	— — — — — —	100 100 100 1.0 1.0 1.0	$\mu\text{A}$   mA
Emitter Cutoff Current ( $V_{BE} = 5.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mA

## ON CHARACTERISTICS

DC Current Gain ( $I_C = 0.5 \text{ A}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 2.5 \text{ A}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 5.0 \text{ A}$ , $V_{CE} = 2.0 \text{ Vdc}$ )	$h_{FE}$	40 20 7.0	— 120 —	—
Collector-Emitter Saturation Voltage ( $I_C = 2.5 \text{ A}$ , $I_B = 250 \text{ mA}$ ) ( $I_C = 5.0 \text{ A}$ , $I_B = 750 \text{ mA}$ )	$V_{CE(sat)}$	— —	0.6 1.7	Vdc
Base-Emitter Saturation Voltage ( $I_C = 5.0 \text{ A}$ , $I_B = 750 \text{ mA}$ )	$V_{BE(sat)}$	—	2.5	Vdc
Base-Emitter On Voltage ( $I_C = 2.5 \text{ A}$ , $V_{CE} = 2.0 \text{ Vdc}$ )	$V_{BE(on)}$	—	1.4	Vdc

## DYNAMIC CHARACTERISTICS

Current-Gain – Bandwidth Product (2) ( $I_C = 500 \text{ mA}$ , $V_{CE} = 10 \text{ Vdc}$ , $f_{test} = 1.0 \text{ MHz}$ )	$f_T$	2.0	—	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 0.1 \text{ MHz}$ )	$C_{ob}$	—	300	pF
Small-Signal Current Gain ( $I_C = 0.5 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ , $f = 1.0 \text{ kHz}$ )	$h_{fe}$	20	—	—

\*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

(2)  $f_T = |h_{fe}| \cdot f_{test}$

FIGURE 2 – SWITCHING TIME TEST CIRCUIT




FIGURE 3 – TURN-ON TIME




FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_J(pk) = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) \leq 150^\circ\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - TURN-OFF TIME





FIGURE 7 - CAPACITANCE



# 2N5977, 2N5978, 2N5979



**MOTOROLA**

1.3

## NPN SILICON PLASTIC POWER TRANSISTORS

... designed for use in general purpose amplifier and switching applications.

- DC Current Gain Specified to 5 Amperes  
 $h_{FE} = 20-120 @ I_C = 2.5 \text{ Adc}$   
 $= 7.0 (\text{Min}) @ I_C = 5.0 \text{ Adc}$
- Collector-Emitter Sustaining Voltage –  
 $V_{CE(sus)} = 40 \text{ Vdc (Min)} - 2N5977$   
 $= 60 \text{ Vdc (Min)} - 2N5978$   
 $= 80 \text{ Vdc (Min)} - 2N5979$
- High Current Gain – Bandwidth Product  
 $f_T = 2.0 \text{ MHz (Min)} @ I_C = 500 \text{ mAdc}$
- Complement to PNP Transistors –  
 $2N5974, 2N5975, 2N5976$


### \*MAXIMUM RATINGS

Rating	Symbol	2N5977	2N5978	2N5979	Unit
Collector-Emitter Voltage	$V_{CE0}$	40	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	60	80	100	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0			Vdc
Collector Current – Continuous Peak	$I_C$	5.0			Adc
Base Current	$I_B$	2.0			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	75			Watts
		0.60			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150			$^\circ\text{C}$

### THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	1.67	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data



## 5 AMPERE POWER TRANSISTORS NPN SILICON

40-60-80 VOLTS  
75 WATTS



STYLE 2:  
PIN 1. EMITTER  
PIN 2. COLLECTOR  
PIN 3. BASE

- NOTES:
1. DIM "D" UNCONTROLLED IN ZONE "H"
  2. DIM "F" DIA THRU
  3. HEAT SINK CONTACT AREA (BOTTOM)
  4. LEADS WITHIN  $0.005"$  RAD OF TRUE POSITION (TP) AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22 BSC		0.166 BSC	
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	90 TYP		90 TYP	
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255
V	2.03	—	0.080	—

CASE 90-05

TO-127

\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 100 \text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	40 60 80	—	Vdc
Collector Cutoff Current ( $V_{CE} = 20 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 30 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 40 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— — —	1.0 1.0 1.0	mA
Collector Cutoff Current ( $V_{CE} = 60 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 100 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 40 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 125^\circ\text{C}$ ) ( $V_{CE} = 60 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 125^\circ\text{C}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 125^\circ\text{C}$ )	$I_{CEX}$	— — — — — —	100 100 100 1.0 1.0 1.0	$\mu\text{A}$   mA
Emitter Cutoff Current ( $V_{BE} = 5.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mA

**ON CHARACTERISTICS**

DC Current Gain ( $I_C = 0.5 \text{ A}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 2.5 \text{ A}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 5.0 \text{ A}$ , $V_{CE} = 2.0 \text{ Vdc}$ )	$h_{FE}$	40 20 7.0	— 120 —	—
Collector-Emitter Saturation Voltage ( $I_C = 2.5 \text{ A}$ , $I_B = 250 \text{ mA}$ ) ( $I_C = 5.0 \text{ A}$ , $I_B = 750 \text{ mA}$ )	$V_{CE(sat)}$	— —	0.6 1.7	Vdc
Base-Emitter Saturation Voltage ( $I_C = 5.0 \text{ A}$ , $I_B = 750 \text{ mA}$ )	$V_{BE(sat)}$	—	2.5	Vdc
Base-Emitter On Voltage ( $I_C = 2.5 \text{ A}$ , $V_{CE} = 2.0 \text{ Vdc}$ )	$V_{BE(on)}$	—	1.4	Vdc

**DYNAMIC CHARACTERISTICS**


Current Gain — Bandwidth Product (2) ( $I_C = 500 \text{ mA}$ , $V_{CE} = 10 \text{ Vdc}$ , $f_{test} = 1.0 \text{ MHz}$ )	$f_T$	2.0	—	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 0.1 \text{ MHz}$ )	$C_{ob}$	—	200	pF
Small-Signal Current Gain ( $I_C = 0.5 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ , $f = 1.0 \text{ kHz}$ )	$h_{fe}$	20	—	—

\*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

(2)  $f_T = |h_{fe}| \cdot f_{test}$ 

FIGURE 2 — SWITCHING TIME TEST CIRCUIT



$D_1$  MUST BE FAST RECOVERY TYPE, eg:  
MBD5300 USED ABOVE  $I_B \approx 100 \text{ mA}$   
MSD6100 USED BELOW  $I_B \approx 100 \text{ mA}$

FIGURE 3 — TURN-ON TIME






FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_J(pk) = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) \leq 150^\circ\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE




**MOTOROLA**

# 2N5986, 2N5987, 2N5988 PNP 2N5989, 2N5990, 2N5991 NPN

**1.3**

## HIGH POWER PLASTIC COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for use in general-purpose amplifier and switching circuits.

- Collector-Base Voltage -  $V_{CB0} = 60 \text{ Vdc} - 2N5986, 2N5989$   
 $= 80 \text{ Vdc} - 2N5987, 2N5990$   
 $= 100 \text{ Vdc} - 2N5988, 2N5991$
- Collector-Emitter Voltage -  $V_{CEO} = 40 \text{ Vdc} - 2N5986, 2N5989$   
 $= 60 \text{ Vdc} - 2N5987, 2N5990$   
 $= 80 \text{ Vdc} - 2N5988, 2N5991$
- DC Current Gain -  
 $h_{FE} = 20-120 @ I_C = 6.0 \text{ Adc}$   
 $= 7.0 (\text{Min}) @ I_C = 12 \text{ Adc}$
- Collector-Emitter Saturation Voltage -  
 $V_{CE(sat)} = 0.7 \text{ Vdc} (\text{Max}) @ I_C = 6.0 \text{ Adc}$

### \*MAXIMUM RATINGS


Rating	Symbol	2N5986 2N5989	2N5987 2N5990	2N5988 2N5991	Unit
Collector-Base Voltage	$V_{CB}$	60	80	100	Vdc
Collector-Emitter Voltage	$V_{CEO}$	40	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0			Vdc
Collector Current - Continuous Peak	$I_C$	12	20		Adc
Base Current	$I_B$	4.0			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	100 0.8			Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	$-65 \text{ to } +150$			$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	1.25	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data



FIGURE 1 - POWER DERATING



### 12 AMPERE

### POWER TRANSISTORS COMPLEMENTARY SILICON

40, 60, 80 VOLTS  
100 WATTS



#### NOTES:

- DIM "D" UNCONTROLLED IN ZONE "H"
- DIM "F" DIATHRU
- HEAT SINK CONTACT AREA (BOTTOM)
- LEADS WITHIN  $0.005^\circ$  RAD OF TRUE POSITION (TP) AT MAXIMUM MATERIAL CONDITION.

DIM	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22 BSC		0.166 BSC	
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	90 TYP		90 TYP	
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255
V	2.03	-	0.080	-

CASE 90-05  
TO-127

# 2N5986, 2N5987, 2N5988 PNP / 2N5989, 2N5990, 2N5991 NPN


## \*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage ( $I_C = 0.2 \text{ A dc}$ , $I_B = 0$ )	$BV_{CEO(sus)}$	40 60 80	— — —	Vdc
Collector Cutoff Current ( $V_{CE} = 20 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 30 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 40 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— — —	2.0 2.0 2.0	mA dc
Collector Cutoff Current ( $V_{CE} = 60 \text{ Vdc}$ , $V_{BE}(\text{off}) = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{BE}(\text{off}) = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 100 \text{ Vdc}$ , $V_{BE}(\text{off}) = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 40 \text{ Vdc}$ , $V_{BE}(\text{off}) = 1.5 \text{ Vdc}$ , $T_C = 125^\circ\text{C}$ ) ( $V_{CE} = 60 \text{ Vdc}$ , $V_{BE}(\text{off}) = 1.5 \text{ Vdc}$ , $T_C = 125^\circ\text{C}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{BE}(\text{off}) = 1.5 \text{ Vdc}$ , $T_C = 125^\circ\text{C}$ )	$I_{CEX}$	— — — — — —	200 200 200 2.0 2.0 2.0	$\mu\text{A dc}$   mA dc
Emitter Cutoff Current ( $V_{BE} = 5.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mA dc
<b>ON CHARACTERISTICS</b>				
DC Current Gain ( $I_C = 1.5 \text{ A dc}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 6.0 \text{ A dc}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 12 \text{ A dc}$ , $V_{CE} = 2.0 \text{ Vdc}$ )	$h_{FE}$	40 20 7.0	— 120 —	—
Collector-Emitter Saturation Voltage ( $I_C = 6.0 \text{ A dc}$ , $I_B = 0.6 \text{ A dc}$ ) ( $I_C = 12 \text{ A dc}$ , $I_B = 1.8 \text{ A dc}$ )	$V_{CE(sat)}$	— —	0.6 1.7	Vdc
Base-Emitter Saturation Voltage ( $I_C = 12 \text{ A dc}$ , $I_B = 1.8 \text{ A dc}$ )	$V_{BE(sat)}$	—	2.5	Vdc
Base-Emitter On Voltage ( $I_C = 6.0 \text{ A dc}$ , $V_{CE} = 2.0 \text{ Vdc}$ )	$V_{BE(on)}$	—	1.4	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current Gain – Bandwidth Product ( $I_C = 0.5 \text{ A dc}$ , $V_{CE} = 10 \text{ Vdc}$ , $f_{\text{test}} = 1.0 \text{ MHz}$ )	$f_T$	2.0	—	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 1.0 \text{ MHz}$ )	$C_{ob}$	— —	500 300	pF
Small-Signal Current Gain ( $I_C = 2.0 \text{ A dc}$ , $V_{CE} = 4.0 \text{ Vdc}$ , $f = 1.0 \text{ kHz}$ )	$h_{fe}$	20	—	—

\*Indicates JEDEC Registered Data.

(1)  $f_T = |h_{fe}| \cdot f_{\text{test}}$

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT



For PNP test circuit reverse diode and voltage polarities.

FIGURE 3 – TURN-ON TIME




FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_J(pk) = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) \leq 150^\circ\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - TURN-OFF TIME





FIGURE 7 - CAPACITANCE



1.3

PNP  
2N5986 thru 2N5988

NPN  
2N5989 thru 2N5991

FIGURE 8 - DC CURRENT GAIN





FIGURE 9 - COLLECTOR SATURATION REGION







FIGURE 10 - "ON" VOLTAGES







# MOTOROLA

## 2N6034, 2N6035, 2N6036 PNP 2N6037, 2N6038, 2N6039 NPN

### 1.3

### PLASTIC DARLINGTON COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for general-purpose amplifier and low-speed switching applications.

- High DC Current Gain –  
 $h_{FE} = 2000$  (Typ) @  $I_C = 2.0$  Adc
- Collector-Emitter Sustaining Voltage – @ 100 mAdc  
 $V_{CE(sus)} = 40$  Vdc (Min) – 2N6034, 2N6037  
 $= 60$  Vdc (Min) – 2N6035, 2N6038  
 $= 80$  Vdc (Min) – 2N6036, 2N6039
- Forward Biased Second Breakdown Current Capability  
 $I_{S/b} = 1.5$  Adc @ 25 Vdc
- Monolithic Construction with Built-In Base-Emitter Resistors to Limit Leakage Multiplication
- Space-Saving High Performance-to-Cost Ratio  
TO-126 Plastic Package

#### \*MAXIMUM RATINGS


Rating	Symbol	2N6034 2N6037	2N6035 2N6038	2N6036 2N6039	Unit
Collector-Emitter Voltage	$V_{CE}$	40	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	40	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0			Vdc
Collector Current – Continuous Peak	$I_C$	4.0			Adc
		8.0			Adc
Base Current	$I_B$	100			mAdc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	40			Watts
		0.32			W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	1.5			Watts
		0.012			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150			$^\circ\text{C}$

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	3.12	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$\theta_{JA}$	83.3	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data.



FIGURE 1 – POWER DERATING



### DARLINGTON 4-AMPERE

### COMPLEMENTARY SILICON POWER TRANSISTORS

40, 60, 80 VOLTS  
40 WATTS



NOTE:

1. LEADS, TRUE POSITIONED  
WITHIN 0.25 mm (0.010) DIA.  
TO DIM. "A" & "B" AT  
MAXIMUM MATERIAL  
CONDITION.

DIM	MILLIMETERS			INCHES		
	MIN	MAX		MIN	MAX	
A	10.80	11.05		0.425	0.435	
B	7.49	7.75		0.295	0.305	
C	2.41	2.67		0.095	0.105	
D	0.51	0.66		0.020	0.026	
F	2.52	3.18		0.115	0.125	
G	2.31	2.46		0.091	0.097	
H	1.27	2.41		0.050	0.095	
J	0.38	0.54		0.015	0.025	
K	15.11	16.64		0.595	0.655	
M	3 $\phi$ TYP			3 $\phi$ TYP		
Q	3.76	4.01		0.148	0.158	
R	1.14	1.40		0.045	0.055	
S	0.64	0.89		0.025	0.035	
U	3.68	3.94		0.145	0.155	
V	1.02	—		0.040	—	

CASE 77-04  
TO-126

# 2N6034, 2N6035, 2N6036 PNP 2N6037, 2N6038, 2N6039 NPN

\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	40 60 80	— — —	Vdc
Collector-Cutoff Current ( $V_{CE} = 40\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 60\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 80\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— — —	100 100 100	$\mu\text{A}$
Collector Cutoff Current ( $V_{CE} = 40\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 60\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 80\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 40\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 125^\circ\text{C}$ ) ( $V_{CE} = 60\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 125^\circ\text{C}$ ) ( $V_{CE} = 80\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 125^\circ\text{C}$ )	$I_{CEX}$	— — — — — —	100 100 100 500 500 500	$\mu\text{A}$
Collector Cutoff Current ( $V_{CB} = 40\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 60\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 80\text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	— — —	0.5 0.5 0.5	$\text{mA}$
Emitter Cutoff Current ( $V_{BE} = 5.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	2.0	$\text{mA}$
<b>ON CHARACTERISTICS</b>				
DC Current Gain ( $I_C = 0.5\text{ A}$ , $V_{CE} = 3.0\text{ Vdc}$ ) ( $I_C = 2.0\text{ A}$ , $V_{CE} = 3.0\text{ Vdc}$ ) ( $I_C = 4.0\text{ A}$ , $V_{CE} = 3.0\text{ Vdc}$ )	$h_{FE}$	500 750 100	— 15,000 —	—
Collector-Emitter Saturation Voltage ( $I_C = 2.0\text{ A}$ , $I_B = 8.0\text{ mA}$ ) ( $I_C = 4.0\text{ A}$ , $I_B = 40\text{ mA}$ )	$V_{CE(sat)}$	— —	2.0 3.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 4.0\text{ A}$ , $I_B = 40\text{ mA}$ )	$V_{BE(sat)}$	—	4.0	Vdc
Base-Emitter On Voltage ( $I_C = 2.0\text{ A}$ , $V_{CE} = 3.0\text{ Vdc}$ )	$V_{BE(on)}$	—	2.8	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Small-Signal Current Gain ( $I_C = 0.75\text{ A}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1.0\text{ MHz}$ )	$ h_{fe} $	25	—	—
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 0.1\text{ MHz}$ )	$C_{ob}$	— —	200 100	$\text{pF}$

\*Indicates JEDEC Registered Data.

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT




FIGURE 3 – SWITCHING TIMES





FIGURE 4 – THERMAL RESPONSE



ACTIVE-REGION SAFE-OPERATING AREA

FIGURE 5 – 2N6034, 2N6035, 2N6036






FIGURE 6 – 2N6037, 2N6038, 2N6039



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 5 and 6 is based on  $T_J(pk) = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) < 150^\circ\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 7 – CAPACITANCE



2N6034, 2N6035, 2N6036 PNP  
2N6037, 2N6038, 2N6039 NPN

1.3

PNP  
2N6034, 2N6035, 2N6036

NPN  
2N6037, 2N6038, 2N6039

FIGURE 8 — DC CURRENT GAIN





FIGURE 9 — COLLECTOR SATURATION REGION







FIGURE 10 — "ON" VOLTAGES





**MOTOROLA**

# 2N6040 thru 2N6042 PNP 2N6043 thru 2N6045 NPN MJE6040 thru MJE6042 PNP MJE6043 thru MJE6045 NPN

**1.3**

## PLASTIC MEDIUM-POWER COMPLEMENTARY SILICON TRANSISTORS

... designed for general-purpose amplifier and low-speed switching applications.

- High DC Current Gain –  
 $h_{FE} = 2500$  (Typ) @  $I_C = 4.0$  Adc
- Collector-Emitter Sustaining Voltage – @ 100 mA dc (1)  
 $V_{CE(sus)} = 60$  Vdc (Min) – 2N6040, 2N6043  
 $= 80$  Vdc (Min) – 2N6041, 2N6044  
 $= 100$  Vdc (Min) – 2N6042, 2N6045
- Low Collector-Emitter Saturation Voltage – (1)  
 $V_{CE(sat)} = 2.0$  Vdc (Max) @  $I_C = 4.0$  Adc – 2N6040, 41, 2N6043, 44  
 $= 2.0$  Vdc (Max) @  $I_C = 3.0$  Adc – 2N6042, 2N6045
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors

(1) Applies to corresponding in-house part numbers also.

### \*MAXIMUM RATINGS


Rating	Symbol	2N6040 2N6043 MJE6040	2N6041 2N6044 MJE6041	2N6042 2N6045 MJE6042	Unit
Collector-Emitter Voltage	$V_{CE0}$	60	80	100	Vdc
Collector-Base Voltage	$V_{CB}$	60	80	100	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0			Vdc
Collector Current – Continuous	$I_C$	8.0			Adc
Peak		16			Adc
Base Current	$I_B$	120			mA dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	75			Watts
Derate above $25^\circ\text{C}$		0.60			W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	2.2			Watts
Derate above $25^\circ\text{C}$		0.0175			W/ $^\circ\text{C}$
Operating and Storage Junction, Temperature Range	$T_J, T_{stg}$	-65 to +150			$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	1.67	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$\theta_{JA}$	57	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data


FIGURE 1 – POWER DERATING



## DARLINGTON 8 AMPERE

## COMPLEMENTARY SILICON POWER TRANSISTORS

60-80-100 VOLTS  
75 WATTS




DIM	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.86	4.82	0.160	0.190
D	0.64	0.69	0.025	0.030
E	0.61	0.73	0.142	0.147
F	2.41	2.67	0.095	0.105
G	2.79	2.93	0.110	0.115
H	0.38	0.56	0.014	0.022
I	12.70	14.27	0.500	0.562
J	1.14	1.58	0.045	0.055
K	5.83	5.93	0.180	0.210
L	2.54	3.04	0.100	0.120
M	1.04	2.78	0.040	0.110
N	1.14	1.39	0.045	0.055
P	5.97	6.48	0.235	0.255
Q	0.80	1.27	0.030	0.050
R	1.14	1.39	0.045	0.055
S	2.01	2.01	0.080	0.080

CASE 221A OUT  
TO 220AB

STYLE 1  
PIN 1 BASE  
2 COLLECTOR  
3 EMITTER

- NOTES
1. DIMENSION H APPLIES TO ALL LEADS
  2. DIMENSION L APPLIES TO LEADS 1 AND 3
  3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED
  4. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1992
  5. CONTROLLING DIMENSION: INCH



STYLE 1  
PIN 1 EMITTER  
2 COLLECTOR  
3 BASE

DIM	MIN	MAX	MIN	MAX
A	16.13	16.28	0.635	0.645
B	15.57	15.73	0.610	0.630
C	3.18	3.43	0.125	0.135
D	1.00	1.74	0.040	0.060
E	3.51	3.76	0.135	0.148
F	4.72	5.00	0.180	0.200
G	2.67	2.93	0.105	0.115
H	0.813	0.864	0.032	0.034
I	15.11	16.38	0.595	0.645
J	1.27	1.27	0.050	0.050
K	4.51	4.95	0.175	0.195
L	1.91	2.16	0.075	0.085
M	6.60	6.60	0.260	0.260
N	2.65	2.65	0.105	0.105

CASE 90-05  
TO 127



2N6040 thru 2N6042 PNP  
2N6043 thru 2N6045 NPN  
MJE6040 thru MJE6042 PNP  
MJE6043 thru MJE6045 NPN

1.3

\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage ( $I_C = 100\text{ mA}$ ; $I_B = 0$ )	$V_{CE(sus)}$	60 80 100	— — —	Vdc
Collector Cutoff Current ( $V_{CE} = 60\text{ Vdc}$ ; $I_B = 0$ ) ( $V_{CE} = 80\text{ Vdc}$ ; $I_B = 0$ ) ( $V_{CE} = 100\text{ Vdc}$ ; $I_B = 0$ )	$I_{CEO}$	— — —	20 20 20	$\mu\text{A}$
Collector Cutoff Current ( $V_{CE} = 60\text{ Vdc}$ ; $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 80\text{ Vdc}$ ; $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 100\text{ Vdc}$ ; $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 60\text{ Vdc}$ ; $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 80\text{ Vdc}$ ; $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 100\text{ Vdc}$ ; $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	— — — — — —	20 20 20 200 200 200	$\mu\text{A}$
Collector Cutoff Current ( $V_{CB} = 60\text{ Vdc}$ ; $I_E = 0$ ) ( $V_{CB} = 80\text{ Vdc}$ ; $I_E = 0$ ) ( $V_{CB} = 100\text{ Vdc}$ ; $I_E = 0$ )	$I_{CBO}$	— — —	20 20 20	$\mu\text{A}$
Emitter Cutoff Current ( $V_{BE} = 5.0\text{ Vdc}$ ; $I_C = 0$ )	$I_{EBO}$	—	2.0	$\text{mA}$
<b>ON CHARACTERISTICS</b>				
DC Current Gain ( $I_C = 4.0\text{ Adc}$ ; $V_{CE} = 4.0\text{ Vdc}$ ) 2N6040, 41, 2N6043, 44, MJE6040, 41, MJE6043, 44 ( $I_C = 3.0\text{ Adc}$ ; $V_{CE} = 4.0\text{ Vdc}$ ) 2N6042, 2N6045, MJE6042, MJE6045 ( $I_C = 8.0\text{ Adc}$ ; $V_{CE} = 4.0\text{ Vdc}$ ) All Types	$h_{FE}$	1000 1000 100	20,000 20,000 20,000	—
Collector-Emitter Saturation Voltage ( $I_C = 4.0\text{ Adc}$ ; $I_B = 16\text{ mAdc}$ ) 2N6040, 41, 2N6043, 44, MJE6040, 41, MJE6043, 44 ( $I_C = 3.0\text{ Adc}$ ; $I_B = 12\text{ mAdc}$ ) 2N6042, 2N6045, MJE6042, MJE6045 ( $I_C = 8.0\text{ Adc}$ ; $I_B = 80\text{ mAdc}$ ) All Types	$V_{CE(sat)}$	— — —	2.0 2.0 4.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 8.0\text{ Adc}$ ; $I_B = 80\text{ mAdc}$ )	$V_{BE(sat)}$	—	4.5	Vdc
Base-Emitter On Voltage ( $I_C = 4.0\text{ Adc}$ ; $V_{CE} = 4.0\text{ Vdc}$ )	$V_{BE(on)}$	—	2.8	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Small-Signal Current Gain ( $I_C = 3.0\text{ Adc}$ ; $V_{CE} = 4.0\text{ Vdc}$ ; $f = 1.0\text{ MHz}$ )	$h_{fe}$	4.0	—	—
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ ; $I_E = 0$ ; $f = 0.1\text{ MHz}$ )	$C_{ob}$	—	300 200	$\text{pF}$
Small-Signal Current Gain ( $I_C = 3.0\text{ Adc}$ ; $V_{CE} = 4.0\text{ Vdc}$ ; $f = 1.0\text{ kHz}$ )	$h_{fe}$	300	—	—

\*Indicates JEDEC Registered Data.

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT





FIGURE 3 – SWITCHING TIMES



2N6040 thru 2N6042 PNP  
2N6043 thru 2N6045 NPN  
MJE6040 thru MJE6042 PNP  
MJE6043 thru MJE6045 NPN

1.3

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} < 150^\circ\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – SMALL-SIGNAL CURRENT GAIN





FIGURE 7 – CAPACITANCE




2N6040 thru 2N6042 PNP  
2N6043 thru 2N6045 NPN  
MJE6040 thru MJE6042 PNP  
MJE6043 thru MJE6045 NPN

1.3

PNP  
2N6040, 2N6041, 2N6042  
MJE6040, MJE6041, MJE6042

FIGURE 8 — DC CURRENT GAIN



NPN  
2N6043, 2N6044, 2N6045  
MJE6043, MJE6044, MJE6045




FIGURE 9 — COLLECTOR SATURATION REGION







FIGURE 10 — "ON" VOLTAGES





# MOTOROLA

# 2N6049

# 1.3

## MEDIUM-POWER PNP SILICON TRANSISTOR

... designed for general-purpose switching and amplifier applications

- Excellent Safe Operating Area
- DC Current Gain Specified to 4.0 Amperes
- Complement to NPN Type 2N3054A

**4 AMPERE  
POWER TRANSISTOR  
PNP SILICON  
55 VOLTS  
75 WATTS**

### \*MAXIMUM RATINGS




Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CE0}$	55	Vdc
Collector-Emitter Voltage ( $R_{BE} = 100 \Omega$ )	$V_{CER}$	60	Vdc
Collector-Base Voltage	$V_{CB}$	90	Vdc
Emitter-Base Voltage	$V_{EB}$	7.0	Vdc
Collector Current - Continuous	$I_C$	4.0	Adc
Peak		10	
Base Current	$I_B$	2.0	Adc
Total Device Dissipation @ $T_C = 25^\circ C$	$P_D$	75	Watts
Derate above $25^\circ$		0.43	W/ $^\circ C$
Operating and Storage Junction, Temperature Range	$T_J, T_{stg}$	-65 to +200	$^\circ C$

\* Indicates JEDEC Registered Data


### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	2.33	$^\circ C/W$

FIGURE 1 - POWER-TEMPERATURE DERATING



STYLE 1:  
PIN 1. BASE  
2. EMITTER  
CASE: COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	8.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.89	0.570	0.590
K	9.14	-	0.360	-
P	-	1.27	-	0.050
Q	3.61	3.86	0.142	0.152
S	-	8.89	-	0.350
T	-	3.58	-	0.145
U	-	15.75	-	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02  
TO-66





FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_J(pk) = 200^{\circ}\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) < 200^{\circ}\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE



# 2N6050 thru 2N6052 PNP 2N6057 thru 2N6059 NPN



**MOTOROLA**

**1.3**

## DARLINGTON COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for general-purpose amplifier and low frequency switching applications.

- High DC Current Gain —  
 $h_{FE} = 3500$  (Typ) @  $I_C = 5.0$  Adc
- Collector-Emitter Sustaining Voltage — @ 100 mA  
 $V_{CE(sus)} = 60$  Vdc (Min) — 2N6050, 2N6057  
80 Vdc (Min) — 2N6051, 2N6058  
100 Vdc (Min) — 2N6052, 2N6059
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors

### \*MAXIMUM RATINGS


Rating	Symbol	2N6050 2N6057	2N6051 2N6058	2N6052 2N6059	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	80	100	Vdc
Collector-Base Voltage	$V_{CB}$	60	80	100	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0			Vdc
Collector Current — Continuous Peak	$I_C$	12			Adc
Base Current	$I_B$	0.2			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	150			Watts
		0.857			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200 $^\circ\text{C}$			$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Rating	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.17	$^\circ\text{C/W}$



\*Indicates JEDEC Registered Data

**FIGURE 1 — POWER DERATING**



## DARLINGTON 12 AMPERE

## COMPLEMENTARY SILICON POWER TRANSISTORS 60-80-100 VOLTS 150 WATTS



STYLE 1  
PIN 1. BASE  
2. EMITTER  
CASE COLLECTOR

DIM	MILLIMETERS			INCHES		
	MIN	MAX		MIN	MAX	
A	—	39.37	—	1.550	—	
B	—	21.08	—	0.830	—	
C	6.35	7.62	0.250	0.300		
D	0.97	1.09	0.038	0.043		
E	1.40	1.78	0.055	0.070		
F	28.90	30.40	1.177	1.197		
G	10.67	11.18	0.420	0.440		
H	5.33	5.59	0.210	0.220		
J	16.64	17.15	0.655	0.675		
K	11.18	12.19	0.440	0.480		
Q	3.81	4.19	0.150	0.165		
R	—	26.67	—	1.050		
U	2.54	3.05	0.100	0.120		

CASE 1-04

NOTES:  
1. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO 3 OUTLINE SHALL APPLY.

# 2N6050 thru 2N6052 PNP/2N6057 thru 2N6059 NPN

## \*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 100\text{ mAdc}$ , $I_B = 0$ )	$V_{CE(sus)}$			Vdc
2N6050, 2N6057		60	—	
2N6051, 2N6058		80	—	
2N6052, 2N6059		100	—	
Collector Cutoff Current ( $V_{CE} = 30\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 40\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 50\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	—	1.0 1.0 1.0	mA
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CE}$ , $V_{BE}(\text{off}) = 1.5\text{ Vdc}$ ) ( $V_{CE} = \text{Rated } V_{CE}$ , $V_{BE}(\text{off}) = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	—	0.5 5.0	mA
Emitter Cutoff Current ( $V_{BE} = 5.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	2.0	mA

## ON CHARACTERISTICS (1)

DC Current Gain ( $I_C = 6.0\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ ) ( $I_C = 12\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ )	$h_{FE}$	750 100	18,000 —	—
Collector-Emitter Saturation Voltage ( $I_C = 6.0\text{ Adc}$ , $I_B = 24\text{ mA}$ ) ( $I_C = 12\text{ Adc}$ , $I_B = 120\text{ mA}$ )	$V_{CE(sat)}$	—	2.0 3.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 12\text{ Adc}$ , $I_B = 120\text{ mA}$ )	$V_{BE(sat)}$	—	4.0	Vdc
Base-Emitter On Voltage ( $I_C = 6.0\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ )	$V_{BE(on)}$	—	2.8	Vdc

## DYNAMIC CHARACTERISTICS


Magnitude of Common Emitter Small-Signal Short Circuit Forward Current Transfer Ratio ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ , $f = 1.0\text{ MHz}$ )	$ h_{fe} $	4.0	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 0.1\text{ MHz}$ )	$C_{ob}$	—	500 300	pF
Small-Signal Current Gain ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ , $f = 1.0\text{ kHz}$ )	$h_{fe}$	300	—	—

\*Indicates JEDEC Registered Data

(1) Pulse test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle = 2.0%.


1.3

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT



For NPN test circuit reverse diode and voltage polarities.

FIGURE 3 – SWITCHING TIMES



## 1.3

## 1.3



## 1.3

## 1.3



## 1.3



## 1.3



## 1.3

## 1.3

## 1.3





## 1.3



PNP  
2N6050, 2N6051, 2N6052

NPN  
2N6057, 2N6058, 2N6059

FIGURE 10 – DC CURRENT GAIN



1.3

FIGURE 11 – COLLECTOR SATURATION REGION







FIGURE 12 – "ON" VOLTAGES





# 2N6053, 2N6054, 2N6298, 2N6299 PNP 2N6055, 2N6056, 2N6300, 2N6301 NPN



**MOTOROLA**

**1.3**

## DARLINGTON COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for general-purpose amplifier and low frequency switching applications.

- High DC Current Gain —  
 $h_{FE} = 3000$  (Typ) @  $I_C = 4.0$  Adc
- Collector-Emitter Sustaining Voltage — @ 100 mA  
 $V_{CE(sus)} = 60$  Vdc (Min) — 2N6053, 2N6055, 2N6298, 2N6300  
 $= 80$  Vdc (Min) — 2N6054, 2N6056, 2N6299, 2N6301
- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 2.0$  Vdc (Max) @  $I_C = 4.0$  Adc  
 $= 3.0$  Vdc (Max) @  $I_C = 8.0$  Adc
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors

### \*MAXIMUM RATINGS


Rating	Symbol	2N6053 2N6055 2N6298 2N6300	2N6054 2N6056 2N6299 2N6301	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0		Vdc
Collector Current — Continuous Peak	$I_C$	8.0 16		Adc
Base Current	$I_B$	120		mA
		2N6053 2N6054 2N6055 2N6056	2N6298 2N6299 2N6300 2N6301	
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	100 0.571	75 0.428	Watts $\text{W}/^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_{J, \text{stg}}$	-65 to +200		$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	2N6053 2N6054 2N6055 2N6056	2N6298 2N6299 2N6300 2N6301	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.75	2.33	$^\circ\text{C}/\text{W}$

\*Indicates JEDEC Registered Data.

FIGURE 1 — POWER DERATING




## DARLINGTON 8 AMPERE

## COMPLEMENTARY SILICON POWER TRANSISTORS

60-80 VOLTS  
75, 100 WATTS


2N6053  
2N6054  
2N6055  
2N6056



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.37	—	1.550	—
B	71.60	—	2.820	—
C	2.75	1.62	0.108	0.064
D	0.89	1.09	0.035	0.043
E	3.41	—	0.134	—
F	29.80	30.40	1.173	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.58	0.210	0.220
I	16.64	17.15	0.655	0.675
J	11.18	12.15	0.440	0.480
K	1.84	4.09	0.073	0.161
L	—	26.87	—	1.058

Collector connected to case  
CASE 11-01  
(TO-3)

2N6298  
2N6299  
2N6300  
2N6301



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	11.84	12.70	0.470	0.500
B	10.94	11.84	0.431	0.466
C	0.71	0.88	0.028	0.034
D	0.71	0.88	0.028	0.034
E	24.33	24.43	0.958	0.962
F	4.83	5.23	0.190	0.207
G	2.41	2.53	0.095	0.100
H	14.48	14.93	0.570	0.590
I	5.14	—	0.203	—
J	1.27	—	0.050	—
K	3.51	2.86	0.138	0.113
L	3.49	—	0.137	—
M	1.80	—	0.071	—
N	10.75	—	0.423	—

All JEDEC Dimensions and Notes Apply.  
CASE 80-02  
TO-66

2N6053, 2N6054, 2N6298, 2N6299 PNP,  
2N6055, 2N6056, 2N6300, 2N6301 NPN

1.3


\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 100 \text{ mAdc}$ , $I_B = 0$ )	$V_{CE(sus)}$	60 80	— —	Vdc
Collector Cutoff Current ( $V_{CE} = 30 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 40 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— —	0.5 0.5	mAdc
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CB}$ , $V_{BE(off)} = 1.5 \text{ Vdd}$ ) ( $V_{CE} = \text{Rated } V_{CB}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	— —	0.5 5.0	mAdc
Emitter Cutoff Current ( $V_{BE} = 5.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	2.0	mAdc
<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 4.0 \text{ Adc}$ , $V_{CE} = 3.0 \text{ Vdc}$ ) ( $I_C = 8.0 \text{ Adc}$ , $V_{CE} = 3.0 \text{ Vdc}$ )	$h_{FE}$	750 100	18000 —	—
Collector-Emitter Saturation Voltage ( $I_C = 4.0 \text{ Adc}$ , $I_B = 16 \text{ mAdc}$ ) ( $I_C = 8.0 \text{ Adc}$ , $I_B = 80 \text{ mAdc}$ )	$V_{CE(sat)}$	— —	2.0 3.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 8.0 \text{ Adc}$ , $I_B = 80 \text{ mAdc}$ )	$V_{BE(sat)}$	—	4.0	Vdc
Base-Emitter On Voltage ( $I_C = 4.0 \text{ Adc}$ , $V_{CE} = 3.0 \text{ Vdc}$ )	$V_{BE(on)}$	—	2.8	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Magnitude of Common Emitter Small-Signal Short Circuit Current Transfer Ratio ( $I_C = 3.0 \text{ Adc}$ , $V_{CE} = 3.0 \text{ Vdc}$ , $f = 1.0 \text{ MHz}$ )	$ h_{fe} $	4.0	—	—
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 0.1 \text{ MHz}$ )	$C_{ob}$	— —	300 200	pF
Small-Signal Current Gain ( $I_C = 3.0 \text{ Adc}$ , $V_{CE} = 3.0 \text{ Vdc}$ , $f = 1.0 \text{ kHz}$ )	$h_{fe}$	300	—	—

\*Indicates JEDEC Registered Data.


(1) Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle = 2.0 %.

FIGURE 2 — SWITCHING TIMES TEST CIRCUIT




For NPN test circuit reverse diode, polarities and input pulses.

FIGURE 3 — SWITCHING TIMES



# 2N6053, 2N6054, 2N6298, 2N6299 PNP, 2N6055, 2N6056, 2N6300, 2N6301 NPN

FIGURE 4 – THERMAL RESPONSE



ACTIVE-REGION SAFE OPERATING AREA

FIGURE 5 – 2N6053 thru 2N6056





FIGURE 6 – 2N6298 thru 2N6301



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figures 5 and 6 is based on  $T_{J(pk)} = 200^\circ\text{C}$ ;  $T_C$  is

variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 200^\circ\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 7 – SMALL-SIGNAL CURRENT GAIN





FIGURE 8 – CAPACITANCE




2N6053, 2N6054, 2N6298, 2N6299 PNP,  
2N6055, 2N6056, 2N6300, 2N6301 NPN

PNP

2N6053, 2N6054, 2N6298, 2N6299

FIGURE 9 – DC CURRENT GAIN



NPN

2N6055, 2N6056, 2N6300, 2N6301




FIGURE 10 – COLLECTOR SATURATION REGION







FIGURE 11 – "ON" VOLTAGES



1.3

# 2N6077 2N6078



**MOTOROLA**

1.3

## HIGH VOLTAGE NPN SILICON TRANSISTORS

... the 2N6077 and 2N6078 transistors are designed for high-voltage, high-speed switching applications. They are characterized for operating directly off the rectified 110 Volt power lines in circuits such as:

- Switching Regulators
- Solenoid and Relay Drivers
- Motor Controls
- Inverters

## 7 AMPERES NPN SILICON POWER TRANSISTORS

275-300 VOLTS  
45 WATTS




### \*MAXIMUM RATINGS

Rating	Symbol	2N6077	2N6078	Unit
Collector-Emitter Voltage	$V_{CEX}$	300	275	Vdc
Collector-Base Voltage	$V_{CBO}$	300	275	Vdc
Emitter-Base Voltage	$V_{EBO}$	6		Vdc
Collector Current — Continuous	$I_C$	7		Adc
— Peak	$I_{CM}$	10		
Base Current — Continuous	$I_B$	4		Adc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	$P_D$	45 0.257		Watts $W/^\circ C$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ C$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.9	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	$^\circ C$

\* Indicates JEDEC Registered Data



STYLE 1:  
PIN 1: BASE  
2: EMITTER  
CASE: COLLECTOR

DIM	MILLIMETERS			INCHES		
	MIN	MAX		MIN	MAX	
B	11.94	12.70	0.470	0.500		
C	6.35	8.64	0.250	0.340		
D	0.71	0.86	0.028	0.034		
E	1.27	1.91	0.050	0.075		
F	24.33	24.43	0.958	0.962		
G	4.83	5.33	0.190	0.210		
H	2.41	2.67	0.095	0.105		
J	14.48	14.99	0.570	0.590		
K	9.14	—	0.360	—		
P	—	1.27	—	0.050		
Q	3.61	3.85	0.142	0.152		
S	—	8.89	—	0.350		
T	—	3.68	—	0.145		
U	—	15.75	—	0.620		

All JEDEC Dimensions and Notes Apply.

CASE 80-02  
TO 66



\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 200 \text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	275 250	—	Vdc
Emitter Cutoff Current ( $V_{BE} = 6 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mA
Collector Cutoff Current ( $V_{CEV} = 250 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ )	$I_{CEV}$	—	5.0 0.05	mA
( $V_{CEV} = 250 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 125^\circ\text{C}$ )		—	8.0 0.2	
Collector Cutoff Current ( $V_{CE} = 250 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ )	$I_{CEO}$	—	2.0	mA

**ON CHARACTERISTICS**

DC Current Gain ( $I_C = 1.2 \text{ Adc}$ , $V_{CE} = 1 \text{ Vdc}$ )	$h_{FE}$	12	70	—
Collector-Emitter Saturation Voltage ( $I_C = 1.2 \text{ Adc}$ , $I_B = 0.2 \text{ Adc}$ )	$V_{CE(sat)}$	—	0.5	Vdc
( $I_C = 3 \text{ Adc}$ , $I_B = 0.6 \text{ Adc}$ )		—	1.0	
( $I_C = 5 \text{ Adc}$ , $I_B = 1 \text{ Adc}$ )		—	3.0	
Base-Emitter Saturation Voltage ( $I_C = 1.2 \text{ Adc}$ , $I_B = 0.2 \text{ Adc}$ )	$V_{BE(sat)}$	—	1.6	Vdc
( $I_C = 3 \text{ Adc}$ , $I_B = 0.6 \text{ Adc}$ )		—	1.9	
( $I_C = 5 \text{ Adc}$ , $I_B = 1 \text{ Adc}$ )		—	2.0	

**DYNAMIC CHARACTERISTICS**


Current-Gain — Bandwidth Product ( $I_C = 200 \text{ mA}$ , $V_{CE} = 10 \text{ Vdc}$ , $f_{test} = 1.0 \text{ MHz}$ )	$ h_{fe} $	1.0	—	MHz
---	------------	-----	---	-----

**SWITCHING CHARACTERISTICS**

Resistive Load (Table 1)				
Rise Time	$V_{CC} = 250 \text{ Vdc}$ , $I_C = 1.2 \text{ Adc}$ , $I_{B1} = I_{B2} = 200 \text{ mA}$ , $t_{test} = 100 \mu\text{s}$ , Duty Cycle $\leq 2.0\%$	$t_r$	—	0.75 $\mu\text{s}$
Storage Time		$t_s$	—	5.0 $\mu\text{s}$
Fall Time		$t_f$	—	0.75 $\mu\text{s}$

\* Indicates JEDEC Registered Data

FIGURE 1 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe Operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 12 and 13 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(p_k)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated for temperature according to Figure 1.

PNP NPN  
**2N6107 2N6288**  
**2N6109 2N6290**  
**2N6111 2N6292**



**MOTOROLA**

**1.3**

# COMPLEMENTARY SILICON PLASTIC POWER TRANSISTORS

... designed for use in general-purpose amplifier and switching applications.

- DC Current Gain Specified to 7.0 Amperes  
 $h_{FE} = 30-150 @ I_C = 3.0 \text{ Adc} - 2N6111, 2N6288$   
 $= 2.3 (\text{Min}) @ I_C = 7.0 \text{ Adc} - \text{All Devices}$
- Collector-Emitter Sustaining Voltage -  
 $V_{CEO(sus)} = 30 \text{ Vdc (Min)} - 2N6111, 2N6288$   
 $= 50 \text{ Vdc (Min)} - 2N6109, 2N6290$   
 $= 70 \text{ Vdc (Min)} - 2N6107, 2N6292$
- High Current Gain - Bandwidth Product  
 $f_T = 4.0 \text{ MHz (Min)} @ I_C = 500 \text{ mAdc} - 2N6288, 90, 92$   
 $= 10 \text{ MHz (Min)} @ I_C = 500 \text{ mAdc} - 2N6107, 09, 11$
- TO-220AB Compact Package
- TO-66 Leadform Also Available

## \*MAXIMUM RATINGS


Rating	Symbol	2N6111 2N6288	2N6109 2N6290	2N6107 2N6292	Unit
Collector-Emitter Voltage	$V_{CEO}$	30	50	70	Vdc
Collector-Base Voltage	$V_{CB}$	40	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0			Vdc
Collector Current - Continuous Peak	$I_C$	7.0 10			Adc
Base Current	$I_B$	3.0			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	40 0.32			Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150			$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.125	$^\circ\text{C/W}$



\*Indicates JEDEC Registered Data

**FIGURE 1 - POWER DERATING**



## 7 AMPERE POWER TRANSISTORS COMPLEMENTARY SILICON

30-50-70 VOLTS  
40 WATTS



STYLE 1:  
 PIN 1. BASE  
 2. COLLECTOR  
 3. EMITTER  
 4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
O	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

CASE 221A-02  
TO-220AB


\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 100 \text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	30 50 70	— — —	Vdc
Collector Cutoff Current ( $V_{CE} = 20 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 40 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 60 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— — —	1.0 1.0 1.0	mA
Collector Cutoff Current ( $V_{CE} = 40 \text{ Vdc}$ , $V_{EB}(\text{off}) = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 60 \text{ Vdc}$ , $V_{EB}(\text{off}) = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{EB}(\text{off}) = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 30 \text{ Vdc}$ , $V_{EB}(\text{off}) = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 50 \text{ Vdc}$ , $V_{EB}(\text{off}) = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 70 \text{ Vdc}$ , $V_{EB}(\text{off}) = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	— — — — — —	100 100 100 2.0 2.0 2.0	$\mu\text{A}$   mA
Emitter Cutoff Current ( $V_{BE} = 5.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mA
<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 2.0 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ ) ( $I_C = 2.5 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ ) ( $I_C = 3.0 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ ) ( $I_C = 7.0 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ )	$h_{FE}$	30 30 30 2.3	150 150 150 —	—
Collector-Emitter Saturation Voltage ( $I_C = 7.0 \text{ A}$ , $I_B = 3.0 \text{ A}$ )	$V_{CE(sat)}$	—	3.5	Vdc
Base-Emitter On Voltage ( $I_C = 7.0 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ )	$V_{BE(on)}$	—	3.0	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current Gain — Bandwidth Product (2) ( $I_C = 500 \text{ mA}$ , $V_{CE} = 4.0 \text{ Vdc}$ , $f_{test} = 1.0 \text{ MHz}$ )	$f_T$	4.0 10	— —	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 1.0 \text{ MHz}$ )	$C_{ob}$	—	250	pF
Small-Signal Current Gain ( $I_C = 0.5 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ , $f = 50 \text{ kHz}$ )	$h_{fe}$	20	—	—

\*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .(2)  $f_T = |h_{fe}| \cdot f_{test}$ 

FIGURE 2 — SWITCHING TIME TEST CIRCUIT



$D_1$  MUST BE FAST RECOVERY TYPE, eg:  
MBD5300 USED ABOVE  $I_B \approx 100 \text{ mA}$   
MSD6100 USED BELOW  $I_B \approx 100 \text{ mA}$

FIGURE 3 — TURN-ON TIME




FIGURE 4 — THERMAL RESPONSE





FIGURE 5 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_{J(pk)} = 150^{\circ}\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 150^{\circ}\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 — TURN-OFF TIME





FIGURE 7 — CAPACITANCE





# MOTOROLA

**NPN PNP**  
**2N6121 2N6124**  
**2N6122 2N6125**  
**2N6123 2N6126**

**1.3**

## COMPLEMENTARY SILICON PLASTIC POWER TRANSISTORS

... designed for use in power amplifier and switching circuits, — packaged in the compact TO-220AB outline. TO-66 leadform also available.

### \*MAXIMUM RATINGS

Rating	Symbol	2N6121 2N6124	2N6122 2N6125	2N6123 2N6126	Unit
Collector-Emitter Voltage	$V_{CE}$	45	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	45	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	—	5.0	—	Vdc
Collector Current	$I_C$	—	4.0	—	Adc
Base Current	$I_B$	—	1.0	—	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	—	40	—	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	—	-65 to +150	—	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.12	$^\circ\text{C/W}$

### \*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 0.1$ Adc, $I_B = 0$ )	$V_{CE(sus)}$	45 60 80	—	Vdc
Collector Cutoff Current ( $V_{CE} = 45$ Vdc, $I_B = 0$ ) ( $V_{CE} = 60$ Vdc, $I_B = 0$ ) ( $V_{CE} = 80$ Vdc, $I_B = 0$ )	$I_{CEO}$	—	1.0 1.0 1.0	mA
Collector Cutoff Current ( $V_{CE} = 45$ Vdc, $V_{EB(off)} = 1.5$ Vdc) ( $V_{CE} = 60$ Vdc, $V_{EB(off)} = 1.5$ Vdc) ( $V_{CE} = 80$ Vdc, $V_{EB(off)} = 1.5$ Vdc) ( $V_{CE} = 45$ Vdc, $V_{EB(off)} = 1.5$ Vdc, $T_C = 125^\circ\text{C}$ ) ( $V_{CE} = 60$ Vdc, $V_{EB(off)} = 1.5$ Vdc, $T_C = 125^\circ\text{C}$ ) ( $V_{CE} = 80$ Vdc, $V_{EB(off)} = 1.5$ Vdc, $T_C = 125^\circ\text{C}$ )	$I_{CEX}$	—	0.1 0.1 0.1 2.0 2.0	mA
Collector Cutoff Current ( $V_{CB} = 45$ Vdc, $I_E = 0$ ) ( $V_{CB} = 60$ Vdc, $I_E = 0$ ) ( $V_{CB} = 80$ Vdc, $I_E = 0$ )	$I_{CBO}$	—	0.1 0.1 0.1	mA
Emitter Cutoff Current ( $V_{BE} = 5.0$ Vdc, $I_C = 0$ )	$I_{EBO}$	—	1.0	mA

### ON CHARACTERISTICS

DC Current Gain (1) ( $I_C = 1.5$ Adc, $V_{CE} = 2.0$ Vdc)	$h_{FE}$	25 20	100 80	—
( $I_C = 4.0$ Adc, $V_{CE} = 2.0$ Vdc)		10 10 7.0	—	
Collector-Emitter Saturation Voltage (1) ( $I_C = 1.5$ Adc, $I_B = 0.15$ Adc) ( $I_C = 4.0$ Adc, $I_B = 1.0$ Adc)	$V_{CE(sat)}$	—	0.6 1.4	Vdc
Base-Emitter On Voltage (1) ( $I_C = 1.5$ Adc, $V_{CE} = 2.0$ Vdc)	$V_{BE(on)}$	—	1.2	Vdc



### DYNAMIC CHARACTERISTICS

Small-Signal Current Gain ( $I_C = 0.1$ Adc, $V_{CE} = 2.0$ Vdc, $f = 1.0$ kHz)	$h_{fe}$	25	—	—
Current-Gain-Bandwidth Product ( $I_C = 0.1$ Adc, $V_{CE} = 4.0$ Vdc, $f = 1.0$ MHz)	$f_T$	2.5	—	MHz

(1) Pulse Test: Pulse Width  $\leq 300$   $\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .  
 \* Indicates JEDEC Registered Data.

## 4 AMPERE POWER TRANSISTORS COMPLEMENTARY SILICON

45-80 VOLTS  
40 WATTS



STYLE 1:  
 PIN 1: BASE  
 2: COLLECTOR  
 3: EMITTER  
 4: COLLECTOR

DIM	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.85	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	—	0.045	—
Z	—	2.03	—	0.080

CASE 221A-02  
TO-220AB



2N6121, 2N6122, 2N6123, NPN,  
2N6124, 2N6125, 2N6126, PNP

1.3

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — "ON" VOLTAGES






FIGURE 4 — TEMPERATURE COEFFICIENTS




**2N6121, 2N6122, 2N6123, NPN,  
2N6124, 2N6125, 2N6126, PNP**

**1.3**


**FIGURE 5 – COLLECTOR CUT-OFF REGION**




**FIGURE 6 – EFFECTS OF BASE-EMITTER RESISTANCE**



**FIGURE 7 – SWITCHING TIME EQUIVALENT CIRCUIT**




**FIGURE 8 – CAPACITANCE**




Reverse all polarities and diode  
for PNP transistors.

**FIGURE 9 – TURN-ON TIME**



**FIGURE 10 – TURN-OFF TIME**




2N6121, 2N6122, 2N6123, NPN,  
2N6124, 2N6125, 2N6126, PNP

RATING AND THERMAL DATA

1.3


FIGURE 11 – ACTIVE REGION SAFE OPERATING AREA




There are two limitations on the power handling ability of a transistor: peak junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on  $T_J(pk) = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) \leq 150^\circ\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 12. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 12 – THERMAL RESPONSE



DESIGN NOTE: USE OF TRANSIENT THERMAL RESISTANCE DATA



A train of periodical power pulses can be represented by the model shown in Figure A. Using the model and the device thermal response, the normalized effective transient thermal resistance of Figure 12 was calculated for various duty cycles.

To find  $\theta_{JC}(t)$ , multiply the value obtained from Figure 12 by the steady state value  $\theta_{JC}$ .

Example:

The 2N6121 is dissipating 50 watts under the following conditions:  $t_1 = 0.1$  ms,  $t_p = 0.5$  ms. ( $D = 0.2$ ).

Using Figure 12, at a pulse width of 0.1 ms and  $D = 0.2$ , the reading of  $r(t_1, D)$  is 0.27.

The peak rise in junction temperature is therefore:

$$\Delta T = r(t) \times P_p \times \theta_{JC} = 0.27 \times 50 \times 3.12 = 42.2^\circ\text{C}$$



**MOTOROLA**

**2N6186  
thru  
2N6189**

**1.3**

# MEDIUM-POWER PNP SILICON TRANSISTORS

... designed for switching and wide-band amplifier applications.

- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 1.2 \text{ Vdc (Max) @ } I_C = 10 \text{ Adc}$
- DC Current Gain Specified to 5 Amperes
- Excellent Safe Operating Area
- Packaged in the Compact, High Dissipation TO-59 Case
- Isolated Collector Configuration
- Complement to NPN 2N5346 thru 2N5349

## \*MAXIMUM RATINGS


Rating	Symbol	2N6186 2N6187	2N6188 2N6189	Unit
Collector-Emitter Voltage	$V_{CEO}$	80	100	Vdc
Collector-Base Voltage	$V_{CB}$	80	100	Vdc
Emitter-Base Voltage	$V_{EB}$	6.0		Vdc
Collector Current — Continuous	$I_C$	10		Adc
Base Current	$I_B$	2.0		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	60 343		Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	2.91	$^\circ\text{C/W}$

\* Indicates JEDEC Registered Data.


**FIGURE 1 — POWER-TEMPERATURE DERATING CURVE**




**10 AMPERE**

# POWER TRANSISTORS PNP SILICON

**80-100 VOLTS  
60 WATTS**



STYLE 1:  
PIN 1. EMITTER  
2. BASE  
3. COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	10.77	11.10	0.424	0.437
C	8.13	11.89	0.320	0.468
E	2.28	3.81	0.090	0.150
G	4.70	5.46	0.185	0.215
H	—	1.98	—	0.078
J	10.16	11.56	0.400	0.455
K	14.48	19.38	0.570	0.763
L	2.29	2.79	0.090	0.110
N	—	6.35	—	0.250
P	4.14	4.80	0.163	0.189
Q	1.02	1.85	0.040	0.065
R	8.08	9.65	0.318	0.380
S	4.212	4.310	0.1658	0.1697
T	9.65	11.10	0.380	0.437

All JEDEC dimensions and notes apply  
Collector isolated from case.

**CASE 160-03  
TO-59**

\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ , unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 50 \text{ mAdc}$ , $I_B = 0$ )	$V_{CE(sus)}$	80 100	—	Vdc
Collector Cutoff Current ( $V_{CE} = 75 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 90 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— —	100 100	$\mu\text{Adc}$
Collector Cutoff Current ( $V_{CE} = 75 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 90 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 75 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 90 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	— — — —	10 10 1.0 1.0	$\mu\text{Adc}$   mAdc
Collector Cutoff Current ( $V_{CB} = \text{Rated } V_{CB}$ , $I_E = 0$ )	$I_{CBO}$	—	10	$\mu\text{Adc}$
Emitter Cutoff Current ( $V_{BE} = 6.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	100	$\mu\text{Adc}$

**ON CHARACTERISTICS (1)**

DC Current Gain ( $I_C = 0.5 \text{ Adc}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 2.0 \text{ Adc}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 5.0 \text{ Adc}$ , $V_{CE} = 2.0 \text{ Vdc}$ )	$h_{FE}$	30 60 30 60 20 40	— — 120 240 — —	—
Collector-Emitter Saturation Voltage ( $I_C = 2.0 \text{ Adc}$ , $I_B = 0.2 \text{ Adc}$ ) ( $I_C = 7.0 \text{ Adc}$ , $I_B = 0.7 \text{ Adc}$ )	$V_{CE(sat)}$	— —	0.7 1.2	Vdc
Base-Emitter Saturation Voltage ( $I_C = 2.0 \text{ Adc}$ , $I_B = 0.2 \text{ Adc}$ ) ( $I_C = 10 \text{ Adc}$ , $I_B = 1.0 \text{ Adc}$ )	$V_{BE(sat)}$	— —	1.2 2.0	Vdc

**DYNAMIC CHARACTERISTICS**

Current-Gain—Bandwidth Product (2) ( $I_C = 500 \text{ mAdc}$ , $V_{CE} = 10 \text{ Vdc}$ , $f_{Test} = 10 \text{ MHz}$ )	$f_T$	30	—	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 100 \text{ kHz}$ )	$C_{ob}$	—	300	pF
Input Capacitance ( $V_{BE} = 2.0 \text{ Vdc}$ , $I_C = 0$ , $f = 100 \text{ kHz}$ )	$C_{ib}$	—	1250	pF

**SWITCHING CHARACTERISTICS**

Delay Time ( $V_{CC} = 40 \text{ Vdc}$ , $V_{BE(off)} = 3.0 \text{ Vdc}$ )	$t_d$	—	100	ns
Rise Time ( $I_C = 2.0 \text{ Adc}$ , $I_{B1} = 200 \text{ mAdc}$ )	$t_r$	—	100	ns
Storage Time ( $V_{CC} = 40 \text{ Vdc}$ , $I_C = 2.0 \text{ Adc}$ )	$t_s$	—	2.0	$\mu\text{s}$
Fall Time ( $I_{B1} = I_{B2} = 200 \text{ mAdc}$ )	$t_f$	—	200	ns

\*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width  $\approx 300 \mu\text{s}$ , Duty Cycle  $\approx 2.0\%$ .(2)  $f_T = |h_{fe}| \cdot f_{Test}$ 

FIGURE 2 — SWITCHING TIME TEST CIRCUIT




FIGURE 3 — TURN-ON TIME






FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_J(pk) = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) < 200^\circ\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - TURN-OFF TIME





FIGURE 7 - CAPACITANCE versus VOLTAGE



# 2N6190 thru 2N6193



**MOTOROLA**

1.3

## MEDIUM-POWER PNP SILICON TRANSISTORS

... designed for switching and wide band amplifier applications.

- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 1.2 \text{ Vdc (Max) @ } I_C = 5.0 \text{ Amp}$
- DC Current Gain Specified to 5 Amperes
- Excellent Safe Operating Area
- Packaged in the Compact TO-39 Case for Critical Space Limited Applications
- Complement to NPN 2N5336 thru 2N5339

**5 AMPERE**

**POWER TRANSISTORS  
PNP SILICON**

**80-100 VOLTS  
10 WATTS**

### \* MAXIMUM RATINGS


Rating	Symbol	2N6190 2N6191	2N6192 2N6193	Unit
Collector-Emitter Voltage	$V_{CEO}$	80	100	Vdc
Collector-Base Voltage	$V_{CB}$	80	100	Vdc
Emitter-Base Voltage	$V_{EB}$	6.0		Vdc
Collector Current — Continuous	$I_C$	5.0		Adc
Base Current	$I_B$	1.0		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	10		Watts
Derate above $25^\circ\text{C}$		57.1		mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ\text{C}$

### THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	17.5	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data.

FIGURE 1 — POWER-TEMPERATURE DERATING



Safe Area Curves are indicated by Figure 5. All limits are applicable and must be observed.



STYLE 1:  
PIN 1: EMITTER  
2: BASE  
3: COLLECTOR

DIM	MIN	MAX	MIN	MAX
A	8.89	9.40	0.350	0.370
B	8.00	8.51	0.315	0.335
C	8.10	8.60	0.240	0.260
D	0.406	0.533	0.016	0.021
E	0.229	0.318	0.009	0.125
F	0.486	0.483	0.016	0.013
G	4.83	5.33	0.190	0.210
H	0.711	0.864	0.028	0.034
J	0.737	1.02	0.029	0.040
K	12.70	—	0.500	—
L	6.35	—	0.250	—
M	45° NOM	—	45° NOM	—
P	1.27	—	0.050	—
Q	90° NOM	—	90° NOM	—
R	2.54	—	0.100	—

All JEDEC dimensions and notes apply.

CASE 79-02  
TO-39

\* ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage (1) ( $I_C = 50 \text{ mA dc}$ , $I_B = 0$ )		$V_{CE(sus)}$	80 100	—	$V_{dc}$
Collector Cutoff Current ( $V_{CE} = 75 \text{ V dc}$ , $I_B = 0$ ) ( $V_{CE} = 90 \text{ V dc}$ , $I_B = 0$ )		$I_{CEO}$	— —	100 100	$\mu\text{A dc}$
Collector Cutoff Current ( $V_{CE} = 75 \text{ V dc}$ , $V_{BE(off)} = 1.5 \text{ V dc}$ ) ( $V_{CE} = 90 \text{ V dc}$ , $V_{BE(off)} = 1.5 \text{ V dc}$ ) ( $V_{CE} = 75 \text{ V dc}$ , $V_{BE(off)} = 1.5 \text{ V dc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 90 \text{ V dc}$ , $V_{BE(off)} = 1.5 \text{ V dc}$ , $T_C = 150^\circ\text{C}$ )		$I_{CEX}$	— — — —	10 — 1.0	$\mu\text{A dc}$  $\text{mA dc}$
Collector Cutoff Current ( $V_{CB} = 80 \text{ V dc}$ , $I_E = 0$ ) ( $V_{CB} = 100 \text{ V dc}$ , $I_E = 0$ )		$I_{CBO}$	— —	10 10	$\mu\text{A dc}$
Emitter Cutoff Current ( $V_{BE} = 6.0 \text{ V dc}$ , $I_C = 0$ )		$I_{EBO}$	—	100	$\mu\text{A dc}$
<b>ON CHARACTERISTICS (1)</b>					
DC Current Gain ( $I_C = 500 \text{ mA dc}$ , $V_{CE} = 2.0 \text{ V dc}$ )  ( $I_C = 2.0 \text{ A dc}$ , $V_{CE} = 2.0 \text{ V dc}$ )  ( $I_C = 5.0 \text{ A dc}$ , $V_{CE} = 2.0 \text{ V dc}$ )		$h_{FE}$	30 60 — 30 60 20 40	— — — 120 240 —	—
Collector-Emitter Saturation Voltage ( $I_C = 2.0 \text{ A dc}$ , $I_B = 0.2 \text{ A dc}$ ) ( $I_C = 5.0 \text{ A dc}$ , $I_B = 0.5 \text{ A dc}$ )		$V_{CE(sat)}$	— —	0.7 1.2	$V_{dc}$
Base-Emitter Saturation Voltage ( $I_C = 2.0 \text{ A dc}$ , $I_B = 0.2 \text{ A dc}$ ) ( $I_C = 5.0 \text{ A dc}$ , $I_B = 0.5 \text{ A dc}$ )		$V_{BE(sat)}$	— —	1.2 1.8	$V_{dc}$
<b>DYNAMIC CHARACTERISTICS</b>					
Current-Gain-Bandwidth Product (2) ( $I_C = 0.5 \text{ A dc}$ , $V_{CE} = 10 \text{ V dc}$ , $f_{Test} = 10 \text{ MHz}$ )		$f_T$	30	—	$\text{MHz}$
Output Capacitance ( $V_{CB} = 10 \text{ V dc}$ , $I_E = 0$ , $f = 100 \text{ kHz}$ )		$C_{ob}$	—	300	$\text{pF}$
Input Capacitance ( $V_{BE} = 2.0 \text{ V dc}$ , $I_C = 0$ , $f = 100 \text{ kHz}$ )		$C_{ib}$	—	1250	$\text{pF}$
<b>SWITCHING CHARACTERISTICS</b>					
Delay Time	$(V_{CC} = 40 \text{ V dc}$ , $V_{BE(off)} = 3.0 \text{ V dc}$ , $I_C = 2.0 \text{ A dc}$ , $I_{B1} = 0.2 \text{ A dc}$ )	$t_d$	—	100	$\text{ns}$
Rise Time		$t_r$	—	100	$\text{ns}$
Storage Time	$(V_{CC} = 40 \text{ V dc}$ , $I_C = 2.0 \text{ A dc}$ , $I_{B1} = I_{B2} = 0.2 \text{ A dc}$ )	$t_s$	—	2.0	$\mu\text{s}$
Fall Time		$t_f$	—	200	$\text{ns}$

\*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$

$$(2) f_T = |h_{fe}| \cdot f_{Test}$$

FIGURE 2 – SWITCHING TIME TEST CIRCUIT




FIGURE 3 – TURN ON TIME




FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_J(pk) = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) < 200^\circ\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - TURN-OFF TIME





FIGURE 7 - CAPACITANCE versus VOLTAGE





# MOTOROLA

# 2N6211 2N6212 2N6213

# 1.3

## MEDIUM-POWER HIGH-VOLTAGE PNP POWER TRANSISTORS

... designed for high-speed switching and linear amplifier applications for high-voltage operational amplifiers, switching regulators, converters, inverters, deflection stages and high fidelity amplifiers.

- Collector-Emitter Sustaining Voltage —  $V_{CE(sus)} = 225$  to  $350$  Vdc @  $I_C = 200$  mAdc
- Second Breakdown Collector Current —  $I_{S/B} = 875$  mAdc @  $V_{CE} = 40$  Vdc
- $t_f = 0.6 \mu s$  Resistive Fall Time
- Usable DC Current Gain to 2.0 Adc

### \*MAXIMUM RATINGS

Rating	Symbol	2N6211	2N6212	2N6213	Unit
Collector-Emitter Voltage	$V_{CEO}$	225	300	350	Vdc
Collector-Base Voltage	$V_{CB}$	275	350	400	Vdc
Emitter-Base Voltage	$V_{EB}$	6			Vdc
Collector Current — Continuous Peak	$I_C$	2			Adc
Base Current	$I_B$	1			Adc
Total Power Dissipation @ $T_C = 25^\circ C$	$P_D$	35			Watts
Derate above $25^\circ C$		0.2			W/ $^\circ C$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200			$^\circ C$

### THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	5.0	$^\circ C/W$

\*Indicates JEDEC Registered Data.

## 2 AMPERE

## POWER TRANSISTORS PNP SILICON

225-350 VOLTS  
35 WATTS




STYLE 1:

PIN 1. BASE

2. EMITTER

CASE COLLECTOR




DIM	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02  
TO-66

FIGURE 1 — FORWARD BIAS SAFE OPERATING AREA



There are two limitations on the powerhandling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on  $T_J(pk) = 200^\circ C$ ;  $T_C$  is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. (See Figure 8).



# 2N6211, 2N6212, 2N6213

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
*Collector-Emitter Sustaining Voltage (1) ( $I_C = 200\text{ mA}$ , $I_B = 0$ )	$V_{CE0(sus)}$	225 300 350	—	Vdc
*Collector-Emitter Sustaining Voltage ( $I_C = 200\text{ mA}$ , $V_{BE} = -1.5\text{ V}$ , $L = 10\text{ mH}$ )	$V_{CEX(sus)}$	275 350 400	—	Vdc
*Collector-Emitter Sustaining Voltage (1) ( $I_C = 200\text{ mA}$ , $I_B = 0$ , $R_{BE} = 50\ \Omega$ )	$V_{CER(sus)}$	250 325 375	—	Vdc
*Emitter-Base Breakdown Voltage (1) ( $I_E = 0.5\text{ mA}$ , $I_C = 0$ ) ( $I_E = 1.0\text{ mA}$ , $I_C = 0$ )	$V_{EBO}$	6.0 6.0	—	Vdc
*Collector Cutoff Current ( $V_{CE} = 250\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 25^\circ\text{C}$ ) ( $T_C = 100^\circ\text{C}$ ) ( $V_{CE} = 315\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 25^\circ\text{C}$ ) ( $T_C = 100^\circ\text{C}$ ) ( $V_{CE} = 360\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 25^\circ\text{C}$ ) ( $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	— — — — —	0.5 5.0 0.5 5.0 0.5 5.0	mAdc
Collector Cutoff Current ( $V_{CE} = 150\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	—	5.0	mAdc
*Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	— — —	1.0 0.5 0.5	mAdc
<b>*ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 2.8\text{ Vdc}$ ) ( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 3.2\text{ Vdc}$ ) ( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$h_{FE}$	10 10 10	100 100 100	—
Collector-Emitter Saturation Voltage ( $I_C = 1.0\text{ Adc}$ , $I_B = 125\text{ mAdc}$ )	$V_{CE(sat)}$	— — —	1.4 1.6 2.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 1.0\text{ Adc}$ , $I_B = 125\text{ mAdc}$ )	$V_{BE(sat)}$	—	1.4	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
*Current Gain—Bandwidth Product (2) ( $I_C = 200\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ , $f_{test} = 5.0\text{ MHz}$ )	$f_T$	20	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 1.0\text{ MHz}$ )	$C_{ob}$	—	220	pF
<b>*SECOND BREAKDOWN</b>				
*Second Breakdown Collector Current with Base Forward Biased $t = 1.0\text{ s}$ (non-repetitive) ( $V_{CE} = 40\text{ Vdc}$ )	$I_{S/b}$	0.875	—	Adc
<b>*SWITCHING CHARACTERISTICS</b>				
Rise Time	$(V_{CC} = 200\text{ Vdc}$ , $I_C = 1.0\text{ Adc}$ , $I_{B1} = I_{B2} = 0.125\text{ Adc}$ )	$t_r$	—	0.6 $\mu\text{s}$
Storage Time		$t_s$	—	2.5 $\mu\text{s}$
Fall Time		$t_f$	—	0.6 $\mu\text{s}$

\*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$

FIGURE 2 — SWITCHING TIME TEST CIRCUIT




FIGURE 3 – DC CURRENT GAIN




FIGURE 4 – COLLECTOR SATURATION REGION




FIGURE 5 – COLLECTOR CUTOFF REGION




FIGURE 6 – TEMPERATURE COEFFICIENTS




FIGURE 7 – BASE CUTOFF REGION





FIGURE 8 – POWER DERATING



2N6233  
2N6234  
2N6235



MOTOROLA

1.3

# HIGH VOLTAGE NPN SILICON TRANSISTORS

... useful for high-voltage medium power applications such as switching regulators.

- High Collector-Emitter Sustaining Voltage —  
VCE(sus) = 225 Vdc — 2N6233  
275 Vdc — 2N6234  
325 Vdc — 2N6235
- DC Current Gain — hFE = 25 to 125 — IC = 1.0 Adc
- Low Collector-Emitter Saturation Voltage  
VCE(sat) = 0.5 Vdc (Max) @ IC = 1.0 Adc
- High Frequency Response — fT = 20 MHz (Min)
- Fast Switching Times @ 1.0 Adc —  
tr = 0.5 μs (Max)  
tc = 3.5 μs (Max)  
tf = 0.5 μs (Max)


## \*MAXIMUM RATINGS

Rating	Symbol	2N6233	2N6234	2N6235	Unit
Collector-Emitter Voltage	VCE	225	275	325	Vdc
Collector-Base Voltage	VCB	250	300	350	Vdc
Emitter-Base Voltage	VEB	6.0			Vdc
Collector Current — Continuous	IC	5.0			Adc
Peak		10			
Base Current	IB	2.0			Adc
Total Device Dissipation @ TC = 25°C	PD	50			Watts
Derate above 25°C		0.286			W/°C
Operating and Storage Junction Temperature Range	TJ, Tstg	-65 to +200			°C

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θJC	3.5	°C/W


\*Indicates JEDEC Registered Data.



## 5 AMPERE

## POWER TRANSISTORS NPN SILICON

225,275,325 VOLTS  
50 WATTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02  
TO-66

\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 20 \text{ mA}$ , $I_B = 0$ )	2N6233 2N6234 2N6235	$V_{CE(sus)}$ 225 275 325	— — —	Vdc
Collector Cutoff Current ( $V_{CE} = 225 \text{ V}$ , $I_B = 0$ ) ( $V_{CE} = 275 \text{ V}$ , $I_B = 0$ ) ( $V_{CE} = 325 \text{ V}$ , $I_B = 0$ )	2N6233 2N6234 2N6235	$I_{CEO}$ — — —	1.0 1.0 1.0	mA
Collector Cutoff Current ( $V_{CE} = 250 \text{ Vdc}$ , $V_{EB(Off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 300 \text{ Vdc}$ , $V_{EB(Off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 350 \text{ Vdc}$ , $V_{EB(Off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	2N6233 2N6234 2N6235	$I_{CEX}$ — — —	1.0 1.0 1.0	mA
Collector Cutoff Current ( $V_{CB} = 250 \text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 300 \text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 350 \text{ Vdc}$ , $I_E = 0$ )	2N6233 2N6234 2N6235	$I_{CBO}$ — — —	0.1 0.1 0.1	mA
Emitter Cutoff Current ( $V_{BE} = 6.0 \text{ Vdc}$ , $I_C = 0$ )		$I_{EBO}$ —	0.1	mA

## ON CHARACTERISTICS (1)

DC Current Gain ( $I_C = 0.1 \text{ A dc}$ , $V_{CE} = 5.0 \text{ V dc}$ ) ( $I_C = 1.0 \text{ A dc}$ , $V_{CE} = 5.0 \text{ V dc}$ ) ( $I_C = 3.0 \text{ A dc}$ , $V_{CE} = 5.0 \text{ V dc}$ )	$h_{FE}$	25 25 10	— 125 —	—
Collector-Emitter Saturation Voltage ( $I_C = 1.0 \text{ A dc}$ , $I_B = 0.1 \text{ A dc}$ ) ( $I_C = 5.0 \text{ A dc}$ , $I_B = 1.0 \text{ A dc}$ )	$V_{CE(sat)}$	—	0.5 2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 1.0 \text{ A dc}$ , $I_B = 0.1 \text{ A dc}$ ) ( $I_C = 5.0 \text{ A dc}$ , $I_B = 1.0 \text{ A dc}$ )	$V_{BE(sat)}$	—	1.0 2.0	Vdc
Base-Emitter On Voltage ( $I_C = 1.0 \text{ A dc}$ , $V_{CE} = 5.0 \text{ V dc}$ )	$V_{BE(on)}$	—	1.0	Vdc

## DYNAMIC CHARACTERISTICS

Current-Gain Bandwidth Product (2) ( $I_C = 0.25$ Adc, $V_{CE} = 10$ Vdc, $f_{\text{test}} = 10$ MHz)	$f_T$	20	—	MHz
Output Capacitance ( $V_{CB} = 10$ Vdc, $I_E = 0$ , $f = 0.1$ MHz)	$C_{ob}$	—	250	pF

### SWITCHING CHARACTERISTICS


Rise Time ( $V_{CC} = 200 \text{ Vdc}$ , $I_C = 1.0 \text{ Adc}$ , $I_B = 0.1 \text{ Adc}$ )	$t_r$	—	0.5	$\mu\text{s}$
Storage Time ( $V_{CC} = 200 \text{ Vdc}$ , $I_C = 1.0 \text{ Adc}$ , $I_{B1} = I_{B2} = 0.1 \text{ Adc}$ )	$t_s$	—	3.5	$\mu\text{s}$
Fall Time ( $V_{CC} = 200 \text{ Vdc}$ , $I_C = 1.0 \text{ Adc}$ , $I_{B1} = I_{B2} = 0.1 \text{ Adc}$ )	$t_f$	—	0.5	$\mu\text{s}$

\*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .


$$(2) f_T = |h_{fe}| \cdot f_{\text{test}}$$

FIGURE 2 – SWITCHING TIME TEST CIRCUIT



FOR INFORMATION ON FIGURES 3 and 6  
R<sub>B</sub> AND R<sub>C</sub> ARE VARIED TO OBTAIN  
DESIRED CURRENT LEVEL; D<sub>1</sub> DIS-  
CONNECTED AND V<sub>2</sub> REDUCED TO 5  
VOLTS FOR t<sub>d</sub> MEASUREMENT.

FIGURE 3 – TURN-ON TIME



1.3

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_{J(pk)} = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 200^\circ\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCES







# MOTOROLA

# 2N6249 2N6250 2N6251

# 1.3

## HIGH VOLTAGE NPN SILICON POWER TRANSISTORS

... designed for high voltage inverters, switching regulators and line operated amplifier applications. Especially well suited for switching power supply applications.

- High Voltage Breakdown Rating
- Low Saturation Voltages
- Fast Switching Capability
- High  $E_S/b$  Energy Handling Capability

### MAXIMUM RATINGS

Rating	Symbol	2N6249	2N6250	2N6251	Unit
*Collector-Emitter Voltage	$V_{CE(sus)}$	200	275	350	Vdc
*Collector-Emitter Voltage	$V_{CE(sus)}$	225	300	375	Vdc
*Collector-Base Voltage	$V_{CB}$	300	375	450	Vdc
Emitter-Base Voltage	$V_{EB}$	6.0			Vdc
Collector Current — Continuous*	$I_C$	15			Adc
— Peak	$I_{CM}$	30			Adc
Base Current — Continuous*	$I_B$	10			Adc
— Peak	$I_{BM}$	20			Adc
Emitter Current — Continuous	$I_E$	25			Adc
— Peak	$I_{EM}$	50			Adc
Total Power Dissipation @ $T_C = 25^\circ C$	$P_D$	175			Watts
@ $T_C = 100^\circ C$		100			
Derate above $25^\circ C$ *		1.0			W/ $^\circ C$
*Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200			$^\circ C$


### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	$^\circ C$

\*Indicates JEDEC Registered Data.

\*\*JEDEC Registered Value is 10 A, Motorola Guaranteed Value is 15 A.



FIGURE 1 — POWER DERATING



## 15 AMPERE

## POWER TRANSISTORS NPN SILICON

200, 275, 350 VOLTS  
175 WATTS



### NOTES:

1. DIMENSIONS Q AND V ARE DATUMS.
2.  $\square$  IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q:

$$\phi \pm 0.13 (0.005) \text{ T V } \phi$$

FOR LEADS:

$$\phi \pm 0.13 (0.005) \text{ T V } \phi \phi$$

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.197 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05

**\*ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 200\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	200 275 350	— — —	Vdc
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 200\text{ mA}$ )	$V_{CE(sus)}$	225 300 375	— — —	Vdc
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CE}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = \text{Rated } V_{CE}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 125^\circ\text{C}$ )	$I_{CEV}$	— —	5.0 10	mA <sub>dc</sub>
Collector Cutoff Current ( $V_{CE} = 150\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 225\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 300\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— — —	5.0 5.0 5.0	mA <sub>dc</sub>
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mA <sub>dc</sub>
<b>SECOND BREAKDOWN</b>				
Second Breakdown Collector Current with base forward biased $t = 1.0\text{ s}$ (non-repetitive) ( $V_{CE} = 30\text{ V}$ ) ( $V_{CE} = 100\text{ V}$ )	$I_{S/b}$	5.8 0.3	— —	Vdc
Second Breakdown Energy with base reverse biased (Table 1) ( $I_C = 10\text{ A}$ , $V_{BE(off)} = 4.0\text{ Vdc}$ , $L = 50\text{ }\mu\text{H}$ )	$E_{S/b}$	2.5	—	mJ
<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 10\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ )	$h_{FE}$	10 8.0 6.0	50 50 50	—
Collector-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 1.25\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 1.67\text{ Adc}$ )	$V_{CE(sat)}$	— — —	1.5 1.5 1.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 1.25\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 1.67\text{ Adc}$ )	$V_{BE(sat)}$	— — —	2.5 2.5 2.5	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain – Bandwidth Product ( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ , $f_{test} = 1.0\text{ MHz}$ )	$f_T$	2.5	—	MHz
<b>SWITCHING CHARACTERISTICS</b>				
<b>Resistive Load (Table 1)</b>				
Rise Time	( $V_{CC} = 200\text{ Vdc}$ , $I_C = 10\text{ A}$ , Duty Cycle $\leq 2.0\%$ , $t_D = 100\text{ }\mu\text{s}$ )	$t_r$	—	2.0 $\mu\text{s}$
Storage Time	( $I_{B1} = I_{B2} = 1.0\text{ Adc}$ ) 2N6249 ( $I_{B1} = I_{B2} = 1.25\text{ Adc}$ ) 2N6250 ( $I_{B1} = I_{B2} = 1.67\text{ Adc}$ ) 2N6251	$t_s$	—	3.5 $\mu\text{s}$
Fall Time		$t_f$	—	1.0 $\mu\text{s}$

\* Indicates JEDEC Registered Data.

(1) Measured on a curve tracer (60 Hz full-wave rectified sine wave).

TABLE 1 — TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	$V_{CE(sus)}$	$V_{CE(rst)}$	$E_s/b$	RESISTIVE SWITCHING
INPUT CONDITIONS				<p><math>I_C = 10\text{ A}</math> <math>PW = 100\text{ }\mu\text{s}</math> <math>t_r &lt; 5\text{ ns}</math> <math>t_f &lt; 50\text{ ns}</math> Duty Cycle <math>&lt; 2\%</math></p>
CIRCUIT VALUES	$L_{coil} = 42\text{ mH}$ $R_{coil} = 0.7\text{ }\Omega$ , $f_0 = 60\text{ Hz}$ $V_{CC} = 0\text{ to }50\text{ V}$	$L_{coil} = 14\text{ mH}$ $R_{coil} = 0.05\text{ }\Omega$ $V_{CC} = 0\text{ to }50\text{ V}$ $f_0 = 60\text{ Hz}$	$L_{coil} = 50\text{ }\mu\text{H}$ $V_{CC} = 11.5\text{ V}$ $R_{coil} = 0.2\text{ }\Omega$	$V_{CC} = 200\text{ V}$ $R_L = 20\text{ }\Omega$
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> <p>NOTE: Set <math>I_{C(pk)}</math> to Obtain <math>I_C = 200\text{ mA}</math> at <math>V_{CE(sus)}</math> Equal to Rated Value. Adjust <math>V_{Clamp}</math> Voltage for <math>V_{CE(sus)}</math> Rated Value.</p>	<p>OUTPUT WAVEFORMS</p> <p><math>t_1</math> Adjusted to Obtain <math>I_C</math> <math>t_1 \approx \frac{L_{coil}(I_{C(pk)})}{V_{CC}}</math></p>	<p>RESISTIVE TEST CIRCUIT</p>	

FIGURE 2 — THERMAL RESPONSE





FIGURE 3 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on  $T_C = 25^\circ\text{C}$ .  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C > 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 3 may be found at any case temperature by using the appropriate curve in Figure 1.

$T_J(pk)$  may be calculated from the data in Figure 2. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## DC CHARACTERISTICS

FIGURE 4 — DC CURRENT GAIN




FIGURE 5 — COLLECTOR SATURATION REGION




FIGURE 6 — "ON" VOLTAGE





FIGURE 7 — TEMPERATURE COEFFICIENTS



## RESISTIVE SWITCHING PERFORMANCE

FIGURE 8 — TURN-ON TIME





FIGURE 9 — TURN-OFF TIME




**MOTOROLA**

**2N6274**  
thru  
**2N6277**

**1.3**


# HIGH-POWER NPN SILICON TRANSISTORS

... designed for use in industrial-military power amplifier and switching circuit applications.








- High Collector-Emitter Sustaining Voltage —  
 $V_{CE(sus)} = 100 \text{ Vdc (Min)} - 2N6274$   
 $= 120 \text{ Vdc (Min)} - 2N6275$   
 $= 140 \text{ Vdc (Min)} - 2N6276$   
 $= 150 \text{ Vdc (Min)} - 2N6277$
- High DC Current Gain —  
 $h_{FE} = 30-120 @ I_C = 20 \text{ Adc}$   
 $= 10 \text{ (Min)} @ I_C = 50 \text{ Adc}$
- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max)} @ I_C = 20 \text{ Adc}$
- Fast Switching Times @  $I_C = 20 \text{ Adc}$   
 $t_r = 0.35 \mu\text{s (Max)}$   
 $t_s = 0.8 \mu\text{s (Max)}$   
 $t_f = 0.25 \mu\text{s (Max)}$
- Complement to 2N6377-79

## 50 AMPERE POWER TRANSISTORS NPN SILICON

100, 120, 140, 150 VOLTS  
250 WATTS



### \*MAXIMUM RATINGS



Rating	Symbol	2N6274	2N6275	2N6276	2N6277	Unit
Collector-Base Voltage	$V_{CB}$	120	140	160	180	Vdc
Collector-Emitter Voltage	$V_{CEQ}$	100	120	140	150	Vdc
Emitter-Base Voltage	$V_{EB}$					Vdc
Collector Current — Continuous Peak	$I_C$					Adc
						
Base Current	$I_B$					Adc
Total Device Dissipation @ $T_C = 25^{\circ}\text{C}$ Derate above $25^{\circ}\text{C}$	$P_D$					Watts W/ $^{\circ}\text{C}$
						
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$					$^{\circ}\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	0.7	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data.

FIGURE 1 — POWER DERATING



STYLE 1:  
PIN 1, BASE  
2, EMITTER  
CASE, COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.35	39.37	1.510	1.550
B	19.30	21.08	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.60	0.057	0.063
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	24.89	26.67	0.980	1.050

CASE 197-01



## 2N6274 thru 2N6277

\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 50\text{ mA dc}$ , $I_B = 0$ )	$V_{CE(sus)}$			Vdc
2N6274		100	—	
2N6275		120	—	
2N6276		140	—	
2N6277		150	—	
Collector Cutoff Current ( $V_{CE} = 50\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	—	50	$\mu\text{A dc}$
2N6274		—	50	
2N6275		—	50	
2N6276		—	50	
2N6277		—	50	
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CE}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = \text{Rated } V_{CE}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	—	10 1.0	$\mu\text{A dc}$ mA dc
Emitter Cutoff Current ( $V_{BE} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	100	$\mu\text{A dc}$

### ON CHARACTERISTICS (1)

DC Current Gain ( $I_C = 1.0\text{ A dc}$ , $V_{CE} = 4.0\text{ Vdc}$ ) ( $I_C = 20\text{ A dc}$ , $V_{CE} = 4.0\text{ Vdc}$ ) ( $I_C = 50\text{ A dc}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$h_{FE}$	50 30 10	— 120 —	—
Collector-Emitter Saturation Voltage ( $I_C = 20\text{ A dc}$ , $I_B = 2.0\text{ A dc}$ ) ( $I_C = 50\text{ A dc}$ , $I_B = 10\text{ A dc}$ )	$V_{CE(sat)}$	— —	1.0 3.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 20\text{ A dc}$ , $I_B = 2.0\text{ A dc}$ ) ( $I_C = 50\text{ A dc}$ , $I_B = 10\text{ A dc}$ )	$V_{BE(sat)}$	— —	1.8 3.5	Vdc
Base-Emitter On Voltage ( $I_C = 20\text{ A dc}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$V_{BE(on)}$	—	1.8	Vdc

### DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product (2) ( $I_C = 1.0\text{ A dc}$ , $V_{CE} = 10\text{ Vdc}$ , $f_{test} = 10\text{ MHz}$ )	$f_T$	30	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 0.1\text{ MHz}$ )	$C_{ob}$	—	600	pF

### SWITCHING CHARACTERISTICS


Rise Time ( $V_{CC} = 80\text{ Vdc}$ , $I_C = 20\text{ A dc}$ , $I_{B1} = 2.0\text{ A dc}$ , $V_{BE(off)} = 5.0\text{ Vdc}$ )	$t_r$	—	0.35	$\mu\text{s}$
Storage Time ( $V_{CC} = 80\text{ Vdc}$ , $I_C = 20\text{ A dc}$ , $I_{B1} = I_{B2} = 2.0\text{ A dc}$ )	$t_s$	—	0.80	$\mu\text{s}$
Fall Time ( $V_{CC} = 80\text{ Vdc}$ , $I_C = 20\text{ A dc}$ , $I_{B1} = I_{B2} = 2.0\text{ A dc}$ )	$t_f$	—	0.25	$\mu\text{s}$

\*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

(2)  $f_T = h_{FE} \cdot f_{test}$

FIGURE 2 — SWITCHING TIME TEST CIRCUIT



Note: For information on Figures 3 and 6,  $R_B$  and  $R_C$  were varied to obtain desired test conditions.

FIGURE 3 — TURN-ON TIME




FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_{J(pk)} = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 200^\circ\text{C}$ .  $I_{J(pk)}$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - TURN-OFF TIME





FIGURE 7 - CAPACITANCE



1.3

FIGURE 8 — DC CURRENT GAIN




FIGURE 9 — COLLECTOR SATURATION REGION




FIGURE 10 — "ON" VOLTAGES




FIGURE 11 — TEMPERATURE COEFFICIENTS




FIGURE 12 — COLLECTOR CUT-OFF REGION





FIGURE 13 — BASE CUT-OFF REGION





# MOTOROLA

## 2N6282 thru 2N6284 NPN 2N6285 thru 2N6287 PNP

# 1.3

### DARLINGTON COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for general-purpose amplifier and low-frequency switching applications.

- High DC Current Gain @  $I_C = 10 \text{ A dc}$  —  
 $h_{FE} = 2400 \text{ (Typ)} - 2N6282, 2N6283, 2N6284$   
 $= 4000 \text{ (Typ)} - 2N6285, 2N6286, 2N6287$
- Collector-Emitter Sustaining Voltage —  
 $V_{CE(sus)} = 60 \text{ Vdc (Min)} - 2N6282, 2N6285$   
 $= 80 \text{ Vdc (Min)} - 2N6283, 2N6286$   
 $= 100 \text{ Vdc (Min)} - 2N6284, 2N6287$
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors

#### \*MAXIMUM RATINGS


Rating	Symbol	2N6282 2N6285	2N6283 2N6286	2N6284 2N6287	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	80	100	Vdc
Collector-Base Voltage	$V_{CB}$	60	80	100	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0			Vdc
Collector Current — Continuous Peak	$I_C$	20 40			Adc
Base Current	$I_B$	0.5			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	160 0.915			Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200			$^\circ\text{C}$

#### \*THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.09	$^\circ\text{C/W}$



\* Indicates JEDEC Registered Data.

FIGURE 1 — POWER DERATING



### DARLINGTON 20 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS

60, 80, 100 VOLTS  
160 WATTS



STYLE 1  
PIN 1. BASE  
2. EMITTER  
CASE COLLECTOR

DIM	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120

CASE 1-04

NOTES:

1. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-3 OUTLINE SHALL APPLY.

# 2N6282, 2N6283, 2N6284 NPN, 2N6285, 2N6286, 2N6287 PNP


\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage ( $I_C = 0.1 \text{ Adc}$ , $I_B = 0$ )	$V_{CE(sus)}$	60 80 100	— — —	Vdc
Collector Cutoff Current ( $V_{CE} = 30 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 40 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 50 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— — —	1.0 1.0 1.0	mAdc
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CB}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = \text{Rated } V_{CB}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	— —	0.5 5.0	mAdc
Emitter Cutoff Current ( $V_{BE} = 5.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	2.0	mAdc
<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 10 \text{ Adc}$ , $V_{CE} = 3.0 \text{ Vdc}$ ) ( $I_C = 20 \text{ Adc}$ , $V_{CE} = 3.0 \text{ Vdc}$ )	$h_{FE}$	750 100	18,000 —	—
Collector-Emitter Saturation Voltage ( $I_C = 10 \text{ Adc}$ , $I_B = 40 \text{ mAdc}$ ) ( $I_C = 20 \text{ Adc}$ , $I_B = 200 \text{ mAdc}$ )	$V_{CE(sat)}$	— —	2.0 3.0	Vdc
Base-Emitter On Voltage ( $I_C = 10 \text{ Adc}$ , $V_{CE} = 3.0 \text{ Vdc}$ )	$V_{BE(on)}$	—	2.8	Vdc
Base-Emitter Saturation Voltage ( $I_C = 20 \text{ Adc}$ , $I_B = 200 \text{ mAdc}$ )	$V_{BE(sat)}$	—	4.0	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Magnitude of Common Emitter Small-Signal Short-Circuit Forward Current Transfer Ratio ( $I_C = 10 \text{ Adc}$ , $V_{CE} = 3.0 \text{ Vdc}$ , $f = 1.0 \text{ MHz}$ )	$ h_{fe} $	4.0	—	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 0.1 \text{ MHz}$ )	$C_{ob}$	— —	400 600	pF
Small-Signal Current Gain ( $I_C = 10 \text{ Adc}$ , $V_{CE} = 3.0 \text{ Vdc}$ , $f = 1.0 \text{ kHz}$ )	$h_{fe}$	300	—	—

\* Indicates JEDEC Registered Data.

(1) Pulse test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle = 2%

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT



For NPN test circuit reverse diode and voltage polarities.

FIGURE 3 – SWITCHING TIMES







FIGURE 4 – THERMAL RESPONSE



ACTIVE-REGION SAFE OPERATING AREA

FIGURE 5 – 2N6282, 2N6285




FIGURE 6 – 2N6283, 2N6286





FIGURE 7 – 2N6284, 2N6287



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e. the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 5, 6 and 7 is based on  $T_J(pk) = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) < 200^\circ\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 8 – SMALL-SIGNAL CURRENT GAIN





FIGURE 9 – CAPACITANCE



2N6282, 2N6283, 2N6284 NPN,  
2N6285, 2N6286, 2N6287 PNP

1.3

NPN  
2N6282, 2N6283, 2N6284

PNP  
2N6285, 2N6286, 2N6287

FIGURE 10 — DC CURRENT GAIN





FIGURE 11 — COLLECTOR SATURATION REGION







FIGURE 12 — "ON" VOLTAGES





2N6282, 2N6283, 2N6284 NPN,  
2N6285, 2N6286, 2N6287 PNP

NPN  
2N6282, 2N6283, 2N6284

PNP  
2N6285, 2N6286, 2N6287

FIGURE 13 — TEMPERATURE COEFFICIENTS



1.3

FIGURE 14 — COLLECTOR CUTOFF REGION







FIGURE 15 — DARLINGTON SCHEMATIC



# 2N6294, 2N6295 NPN 2N6296, 2N6297 PNP



**MOTOROLA**

1.3

## DARLINGTON COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for general-purpose amplifier, low-frequency switching and hammer driver applications.

- High DC Current Gain —  
 $h_{FE} = 3000$  (Typ) @  $I_C = 2.0$  Adc
- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 2.0$  Vdc (Max) @  $I_C = 2.0$  Adc
- Collector-Emitter Sustaining Voltage  
 $V_{CEO(sus)} = 60$  Vdc (Min) — 2N6294, 2N6296  
 $= 80$  Vdc (Min) — 2N6295, 2N6297
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors

### \* MAXIMUM RATINGS


Rating	Symbol	2N6294 2N6296	2N6295 2N6297	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0		Vdc
Collector Current — Continuous	$I_C$	4.0	8.0	Adc
Peak		8.0		
Base Current	$I_B$	80		mAdc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	50	50	Watts
Derate above $25^\circ\text{C}$		0.286		W/ $^\circ\text{C}$
Operating and Storage Junction, Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.5	$^\circ\text{C}/\text{W}$


\*Indicates JEDEC Registered Data

FIGURE 1 — POWER DERATING



## 4 AMPERES DARLINGTON COMPLEMENTARY SILICON POWER TRANSISTORS

60, 80 VOLTS  
50 WATTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	5.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions apply and Notes Apply.

CASE 80-02  
TO-66

# 2N6294, 2N6295 NPN/2N6296, 2N6297 PNP

## \*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

1.3

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

### OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage ( $I_C = 50\text{ mAdc}$ , $I_B = 0$ )	2N6294, 2N6295 2N6295, 2N6297	$V_{CEO(sus)}$	60 80	— —	Vdc
Collector Cutoff Current ( $V_{CE} = 30\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 40\text{ Vdc}$ , $I_B = 0$ )	2N6294, 2N6296 2N6295, 2N6297	$I_{CEO}$	— —	0.5 0.5	mAdc
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CB}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = \text{Rated } V_{CB}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = \text{Rated } V_{CB}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = \text{Rated } V_{CB}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	2N6294, 2N6295 2N6296, 2N6297 2N6294, 2N6295 2N6296, 2N6297	$I_{CEX}$	— — — —	0.5 0.5 5.0 5.0	mAdc
Emitter Cutoff Current ( $V_{BE} = 5.0\text{ Vdc}$ , $I_C = 0$ )		$I_{EBO}$	—	2.0	mAdc

### ON CHARACTERISTICS

DC Current Gain ( $I_C = 2.0\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ ) ( $I_C = 4.0\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ )	$h_{FE}$	750 100	18000 —	—
Collector-Emitter Saturation Voltage ( $I_C = 2.0\text{ Adc}$ , $I_B = 8.0\text{ mAdc}$ ) ( $I_C = 4.0\text{ Adc}$ , $I_B = 40\text{ mAdc}$ )	$V_{CE(sat)}$	— —	2.0 3.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 4.0\text{ Adc}$ , $I_B = 40\text{ mAdc}$ )	$V_{BE(sat)}$	—	4.0	Vdc
Base-Emitter On Voltage ( $I_C = 2.0\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ )	$V_{BE(on)}$	—	2.8	Vdc

### DYNAMIC CHARACTERISTICS

Magnitude of Common Emitter Small-Signal Short-Circuit Forward Current Transfer Ratio ( $I_C = 1.5\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ , $f = 1.0\text{ MHz}$ )	$ h_{fe} $	4.0	—	—
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 0.1\text{ MHz}$ )	$C_{ob}$	— —	120 200	pF
Small-Signal Current Gain ( $I_C = 1.5\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ , $f = 1.0\text{ kHz}$ )	$h_{fe}$	300	—	—

\*Indicates JEDEC Registered Data

FIGURE 2 — SWITCHING TIMES TEST CIRCUIT





FIGURE 3 — SWITCHING TIMES





1.3

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_J(pk) = 200$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) \leq 200$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – SMALL-SIGNAL CURRENT GAIN





FIGURE 7 – CAPACITANCE



2N6294, 2N6295 NPN/2N6296, 2N6297 PNP

NPN  
2N6294, 2N6295





FIGURE 8 — DC CURRENT GAIN

PNP  
2N6296, 2N6297



1.3

FIGURE 9 — COLLECTOR SATURATION REGION







FIGURE 10 — "ON" VOLTAGES



# 2N6306, 2N6307, 2N6308



**MOTOROLA**

1.3

## HIGH VOLTAGE NPN SILICON POWER TRANSISTORS

... designed for high voltage inverters, switching regulators and line-operated amplifier applications. Especially well suited for switching power supply applications in associated consumer products.

- High Collector-Base Voltage —  
 $V_{CB} = 500 \text{ Vdc} - 2N6306$   
 $= 600 \text{ Vdc} - 2N6307$   
 $= 700 \text{ Vdc} - 2N6308$
- Excellent DC Current Gain @  $I_C = 3.0 \text{ Adc}$   
 $h_{FE} = 15 - 75 - 2N6306, 2N6307$   
 $= 12 - 60 - 2N6308$
- Low Collector-Emitter Saturation Voltage @  $I_C = 3.0 \text{ Adc}$   
 $V_{CE(sat)} = 0.8 \text{ Vdc (Max)} - 2N6306$   
 $= 1.0 \text{ Vdc (Max)} - 2N6307$   
 $= 1.5 \text{ Vdc (Max)} - 2N6308$
- Current Gain Bandwidth Product —  
 $f_T = 5.0 \text{ MHz (Min)} @ I_C = 0.3 \text{ Adc}$


### \*MAXIMUM RATINGS

Rating	Symbol	2N6306	2N6307	2N6308	Unit
Collector-Base Voltage	$V_{CB}$	500	600	700	Vdc
Collector-Emitter Voltage	$V_{CEO}$	250	300	350	Vdc
Emitter-Base Voltage	$V_{EB}$	8.0			Vdc
Collector Current — Continuous	$I_C$	8.0			Adc
Peak		16			
Base Current	$I_B$	4.0			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	125			Watts
Derate above $25^\circ\text{C}$		0.714			$W/^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200			$^\circ\text{C}$



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	1.4	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data.

FIGURE 1 — POWER DERATING



## 8 AMPERE POWER TRANSISTORS NPN SILICON 250-300-350 VOLTS 125 WATTS



### NOTES:

- DIMENSIONS Q AND V ARE DATUMS.
- $\square$  IS SEATING PLANE AND DATUM.
- POSITIONAL TOLERANCE FOR MOUNTING HOLE Q:

$$\pm 0.13 (0.005) \text{ M } \text{ T } \text{ V } \text{ W}$$

FOR LEADS:

$$\pm 0.13 (0.005) \text{ M } \text{ T } \text{ V } \text{ W } \text{ Q } \text{ Q}$$

- DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.48 BSC	—	0.215 BSC	—
J	18.39 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
L	3.81	4.19	0.150	0.165
M	—	26.67	—	1.050
N	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05

# 2N6306, 2N6307, 2N6308

\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 100\text{ mA dc}, I_B = 0$ )	$V_{CE(sus)}$	250 300 350	— — —	Vdc
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CE0}, I_B = 0$ )	$I_{CEO}$	—	0.5	mA dc
Collector Cutoff Current ( $V_{CE} = 500\text{ Vdc}, V_{EB(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 600\text{ Vdc}, V_{EB(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 700\text{ Vdc}, V_{EB(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 450\text{ Vdc}, V_{EB(off)} = 1.5\text{ Vdc}$ ) $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	— — — —	0.5 0.5 0.5 2.5	mA dc
( $V_{CE} = 550\text{ Vdc}, V_{EB(off)} = 1.5\text{ Vdc}$ ) $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 650\text{ Vdc}, V_{EB(off)} = 1.5\text{ Vdc}$ ) $T_C = 150^\circ\text{C}$ )		— —	2.5 2.5	
Emitter Cutoff Current ( $V_{BE} = 8.0\text{ Vdc}, I_C = 0$ )	$I_{EBO}$	—	1.0	mA dc
<b>ON CHARACTERISTICS</b>				
DC Current Gain (1) ( $I_C = 3.0\text{ A dc}, V_{CE} = 5.0\text{ Vdc}$ ) ( $I_C = 8.0\text{ A dc}, V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	15 12 4.0 3.0	75 60 — —	—
Collector-Emitter Saturation Voltage (1) ( $I_C = 3.0\text{ A dc}, I_B = 0.6\text{ A dc}$ ) ( $I_C = 8.0\text{ A dc}, I_B = 2.0\text{ A dc}$ ) ( $I_C = 8.0\text{ A dc}, I_B = 2.67\text{ A dc}$ )	$V_{CE(sat)}$	— — —	0.8 1.0 1.5 5.0 5.0	Vdc
Base-Emitter Saturation Voltage (1) ( $I_C = 8.0\text{ A dc}, I_B = 2.0\text{ A dc}$ ) ( $I_C = 8.0\text{ A dc}, I_B = 2.67\text{ A dc}$ )	$V_{BE(sat)}$	—	2.3 2.5	Vdc
Base-Emitter On Voltage (1) ( $I_C = 3.0\text{ A dc}, V_{CE} = 5.0\text{ Vdc}$ )	$V_{BE(on)}$	—	1.3 1.5	Vdc
Second Breakdown Energy (Figure 2) ( $I_{C(pk)} = 3.0\text{ A dc}, L = 40\text{ mH}, R_{BE} = 3\text{ k}\Omega, V_{BB2} = 1.5\text{ Vdc}$ )	$E_s/b$	—	180	mJ
<b>DYNAMIC CHARACTERISTICS</b>				
Current Gain – Bandwidth Product (2) ( $I_C = 0.3\text{ A dc}, V_{CE} = 10\text{ Vdc}, f_{test} = 1.0\text{ MHz}$ )	$f_T$	5.0	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}, I_E = 0, f = 0.1\text{ MHz}$ )	$C_{ob}$	—	250	pF
<b>SWITCHING CHARACTERISTICS</b>				
Rise Time ( $V_{CC} = 125\text{ Vdc}, I_C = 3.0\text{ A dc}, I_B = 0.6\text{ A dc}$ )	$t_r$	—	0.6	$\mu\text{s}$
Storage Time (3) ( $V_{CC} = 125\text{ Vdc}, I_C = 3.0\text{ A dc}, I_{B1} = 0.6\text{ A dc}, I_{B2} = 1.5\text{ A dc}$ ) Pulse Width = 25 $\mu\text{s}$ Pulse Width = 5.0 $\mu\text{s}$	$t_s$	— —	1.6 0.8	$\mu\text{s}$
Fall Time ( $V_{CC} = 125\text{ Vdc}, I_C = 3.0\text{ A dc}, I_{B1} = 0.6\text{ A dc}, I_{B2} = 1.5\text{ A dc}$ )	$t_f$	—	0.4	$\mu\text{s}$

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle = 2.0%

(2)  $f_T = 1/h_{fe} \approx f_{test}$

(3) "On" time is 25  $\mu\text{s}$ .  $t_s$  decreases with shorter pulse widths, being approximately 50% of the values shown at a 5.0  $\mu\text{s}$  pulse width

\*Indicates JEDEC Registered Data

FIGURE 2 – SECOND BREAKDOWN ENERGY TEST CIRCUIT AND WAVEFORMS




FIGURE 3 – THERMAL RESPONSE




FIGURE 4 – ACTIVE-REGION SAFE OPERATING AREA




FIGURE 5 – SWITCHING TIMES TEST CIRCUIT




FIGURE 6 – TURN-ON AND TURN-OFF TIMES






FIGURE 7 – DC CURRENT GAIN




FIGURE 8 – COLLECTOR SATURATION REGION




FIGURE 9 – "ON" VOLTAGES




FIGURE 10 – TEMPERATURE COEFFICIENTS




FIGURE 11 – COLLECTOR-CUTOFF REGION





FIGURE 12 – CAPACITANCE



**NPN**  
**2N6315 2N6316**  
**PNP**  
**2N6317 2N6318**



1.3

**COMPLEMENTARY SILICON  
MEDIUM-POWER TRANSISTORS**

... designed for general-purpose power amplifier and switching applications.

- Low Collector-Emitter Saturation Voltage —  $V_{CE(sat)} = 1.0$  Vdc (Max) @  $I_C = 4.0$  Adc
- Low Leakage Current —  $I_{CEX} = 0.25$  mAdc (Max)
- Excellent DC Current Gain —  $h_{FE} = 20$  (Min) @  $I_C = 2.5$  Adc
- High Current Gain — Bandwidth Product —  $f_T = 4.0$  MHz @  $I_C = 0.25$  Adc

**\*MAXIMUM RATINGS**


Rating	Symbol	2N6315 2N6317	2N6316 2N6318	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0	Vdc	
Collector Current — Continuous	$I_C$	7.0	Adc	
Peak		15		
Base Current	$I_B$	2.0	Adc	
Total Device Dissipation — $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	90	Watts W/°C	
		0.515		
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200	°C	

**THERMAL CHARACTERISTICS**

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	1.94	°C/W

\*Indicates JEDEC registered data. Limits and conditions differ on some parameters and re-registration reflecting these changes has been requested. All above values meet or exceed present JEDEC registered data.


**FIGURE 1 — POWER DERATING**



**7.0 AMPERE**

**COMPLEMENTARY SILICON  
POWER TRANSISTORS**

60-80 VOLTS  
90 WATTS



STYLE 1:  
PIN 1, BASE  
2, EMITTER  
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02  
TO-66

**NPN 2N6315, 2N6316**  
**PNP 2N6317, 2N6318**

**1.3**

**\*ELECTRICAL CHARACTERISTICS** ( $T_C = 25^{\circ}\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 100 \text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	60 80	— —	Vdc
Collector Cutoff Current ( $V_{CE} = 30 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 40 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— —	0.5 0.5	mA
Collector Cutoff Current ( $V_{CE} = 60 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 60 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^{\circ}\text{C}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^{\circ}\text{C}$ )	$I_{CEX}$	— — — —	0.25 0.25 2.0 2.0	mA
Collector Cutoff Current ( $V_{CB} = 60 \text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 80 \text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	— —	0.25 0.25	mA
Emitter Cutoff Current ( $V_{EB} = 5.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mA
<b>ON CHARACTERISTICS</b>				
DC Current Gain (1) ( $I_C = 0.5 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ ) ( $I_C = 2.5 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ ) ( $I_C = 7.0 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ )	$h_{FE}$	35 20 4.0	— 100 —	—
Collector-Emitter Saturation Voltage (1) ( $I_C = 4.0 \text{ A}$ , $I_B = 0.4 \text{ A}$ ) ( $I_C = 7.0 \text{ A}$ , $I_B = 1.75 \text{ A}$ )	$V_{CE(sat)}$	— —	1.0 2.0	Vdc
Base-Emitter Saturation Voltage (1) ( $I_C = 7.0 \text{ A}$ , $I_B = 1.75 \text{ A}$ )	$V_{BE(sat)}$	—	2.5	Vdc
Base-Emitter On Voltage (1) ( $I_C = 2.5 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ )	$V_{BE(on)}$	—	1.5	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain — Bandwidth Product (2) ( $I_C = 0.25 \text{ A}$ , $V_{CE} = 10 \text{ Vdc}$ , $f_{test} = 1.0 \text{ MHz}$ )	$f_T$	4.0	—	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 1.0 \text{ MHz}$ )	$C_{ob}$	— —	300 200	pF
Small-Signal Current Gain ( $I_C = 0.5 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ , $f = 1.0 \text{ kHz}$ )	$h_{fe}$	20	—	—
<b>SWITCHING CHARACTERISTICS</b>				
Rise Time	$(V_{CC} = 30 \text{ Vdc}$ , $I_C = 2.5 \text{ A}$ , $I_{B1} = I_{B2} = 0.25 \text{ A}$ )	$t_r$	—	0.7 $\mu\text{s}$
Storage Time		$t_s$	—	1.0 $\mu\text{s}$
Fall Time		$t_f$	—	0.8 $\mu\text{s}$

\*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

(2)  $f_T = |h_{fe}| \cdot f_{test}$



**NPN 2N6315, 2N6316**  
**PNP 2N6317, 2N6318**

1.3



**NPN**  
**2N6315 and 2N6316**

**PNP**  
**2N6317 and 2N6318**

**FIGURE 2 — DC CURRENT GAIN**



**FIGURE 3 — COLLECTOR SATURATION REGION**



**FIGURE 4 — "ON" VOLTAGES**







FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_{J(pk)} = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} < 200^\circ\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – THERMAL RESPONSE





# 2N6338 thru 2N6341



**MOTOROLA**

1.3

## HIGH-POWER NPN SILICON TRANSISTORS

... designed for use in industrial-military power amplifier and switching circuit applications.

- High Collector-Emitter Sustaining Voltage –  
 $V_{CE(sus)} = 100 \text{ Vdc (Min)} - 2N6338$   
 $= 120 \text{ Vdc (Min)} - 2N6339$   
 $= 140 \text{ Vdc (Min)} - 2N6340$   
 $= 150 \text{ Vdc (Min)} - 2N6341$
- High DC Current Gain –  
 $h_{FE} = 30-120 @ I_C = 10 \text{ Adc}$   
 $= 12 \text{ (Min)} @ I_C = 25 \text{ Adc}$
- Low Collector-Emitter Saturation Voltage –  
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max)} @ I_C = 10 \text{ Adc}$
- Fast Switching Times @  $I_C = 10 \text{ Adc}$   
 $t_r = 0.3 \mu s \text{ (Max)}$   
 $t_s = 1.0 \mu s \text{ (Max)}$   
 $t_f = 0.25 \mu s \text{ (Max)}$
- Complement to 2N6436–38

### \*MAXIMUM RATINGS


Rating	Symbol	2N6338	2N6339	2N6340	2N6341	Unit
Collector-Base Voltage	$V_{CB}$	120	140	160	180	Vdc
Collector-Emitter Voltage	$V_{CE}$	100	120	140	150	Vdc
Emitter-Base Voltage	$V_{EB}$	6.0				Vdc
Collector Current – Continuous Peak	$I_C$	25				Adc
		50				Adc
Base Current	$I_B$	10				Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	200				Watts
		1.14				W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200				$^\circ\text{C}$

### THERMAL CHARACTERISTICS



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	0.875	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data.

FIGURE 1 – POWER DERATING



25 AMPERE  
POWER TRANSISTORS  
NPN SILICON  
100, 120, 140, 150 VOLTS  
200 WATTS



STYLE 1  
PIN 1. BASE  
2. EMITTER  
CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	38.37	—	1.508
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120

CASE 1-04

NOTES:

1. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-3 OUTLINE SHALL APPLY.

\*ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) (I <sub>C</sub> = 50 mAdc, I <sub>B</sub> = 0)	V <sub>CE(sus)</sub>	100 120 140 150	—	Vdc
Collector Cutoff Current (V <sub>CE</sub> = 50 Vdc, I <sub>B</sub> = 0) (V <sub>CE</sub> = 60 Vdc, I <sub>B</sub> = 0) (V <sub>CE</sub> = 70 Vdc, I <sub>B</sub> = 0) (V <sub>CE</sub> = 75 Vdc, I <sub>B</sub> = 0)	I <sub>CEO</sub>	—	50	μAdc
		—	50	
		—	50	
		—	50	
Collector Cutoff Current (V <sub>CE</sub> = Rated V <sub>CEO</sub> , V <sub>BE(off)</sub> = 1.5 Vdc) (V <sub>CE</sub> = Rated V <sub>CEO</sub> , V <sub>BE(off)</sub> = 1.5 Vdc, T <sub>C</sub> = 150°C)	I <sub>CEX</sub>	—	10 1.0	μAdc mAdc
Collector Cutoff Current (V <sub>CB</sub> = Rated V <sub>CB</sub> , I <sub>E</sub> = 0)	I <sub>CBO</sub>	—	10	μAdc
Emitter Cutoff Current (V <sub>BE</sub> = 6.0 Vdc, I <sub>C</sub> = 0)	I <sub>EBO</sub>	—	100	μAdc


<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain (I <sub>C</sub> = 0.5 Adc, V <sub>CE</sub> = 2.0 Vdc) (I <sub>C</sub> = 10 Adc, V <sub>CE</sub> = 2.0 Vdc) (I <sub>C</sub> = 25 Adc, V <sub>CE</sub> = 2.0 Vdc)	h <sub>FE</sub>	50 30 12	— 120	—
Collector-Emitter Saturation Voltage (I <sub>C</sub> = 10 Adc, I <sub>B</sub> = 1.0 Adc) (I <sub>C</sub> = 25 Adc, I <sub>B</sub> = 2.5 Adc)	V <sub>CE(sat)</sub>	—	1.0 1.8	Vdc
Base-Emitter Saturation Voltage (I <sub>C</sub> = 10 Adc, I <sub>B</sub> = 1.0 Adc) (I <sub>C</sub> = 25 Adc, I <sub>B</sub> = 2.5 Adc)	V <sub>BE(sat)</sub>	—	1.8 2.5	Vdc
Base-Emitter On Voltage (I <sub>C</sub> = 10 Adc, V <sub>CE</sub> = 2.0 Vdc)	V <sub>BE(on)</sub>	—	1.8	Vdc

<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain-Bandwidth Product (2) (I <sub>C</sub> = 1.0 Adc, V <sub>CE</sub> = 10 Vdc, f <sub>test</sub> = 10 MHz)	f <sub>T</sub>	40	—	MHz
Output Capacitance (V <sub>CB</sub> = 10 Vdc, I <sub>E</sub> = 0, f = 0.1 MHz)	C <sub>ob</sub>	—	300	pF

<b>SWITCHING CHARACTERISTICS</b>				
Rise Time (V <sub>CC</sub> ≈ 80 Vdc, I <sub>C</sub> = 10 Adc, I <sub>B1</sub> = 1.0 Adc, V <sub>BE(off)</sub> = 6.0 Vdc)	t <sub>r</sub>	—	0.3	μs
Storage Time (V <sub>CC</sub> ≈ 80 Vdc, I <sub>C</sub> = 10 Adc, I <sub>B1</sub> = I <sub>B2</sub> = 1.0 Adc)	t <sub>s</sub>	—	1.0	μs
Fall Time (V <sub>CC</sub> ≈ 80 Vdc, I <sub>C</sub> = 10 Adc, I <sub>B1</sub> = I <sub>B2</sub> = 1.0 Adc)	t <sub>f</sub>	—	0.25	μs


\*Indicates JEDEC Registered Data.  
(1) Pulse Test: Pulse Width < 300 μs, Duty Cycle < 2.0%  
(2) f<sub>T</sub> = h<sub>FE</sub> / t<sub>test</sub>

FIGURE 2 – SWITCHING TIME TEST CIRCUIT



Note: For information on Figures 3 and 6, R<sub>B</sub> and R<sub>C</sub> were varied to obtain desired test conditions.

FIGURE 3 – TURN-ON TIME



1.3

FIGURE 4 – THERMAL RESPONSE




FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA




FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE




**MOTOROLA**

**2N6377**  
thru  
**2N6379**

**1.3**

# HIGH-POWER PNP SILICON TRANSISTORS

... designed for use in industrial-military power amplifier and switching circuit applications.

- High Collector-Emitter Sustaining Voltage —  
 $V_{CE(sus)} = 80 \text{ Vdc (Min)} - 2N6377$   
 $= 100 \text{ Vdc (Min)} - 2N6378$   
 $= 120 \text{ Vdc (Min)} - 2N6379$
- High DC Current Gain —  
 $h_{FE} = 30-120 @ I_C = 20 \text{ Adc}$   
 $= 10 \text{ (Min)} @ I_C = 50 \text{ Adc}$
- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max)} @ I_C = 20 \text{ Adc}$
- Fast Switching Times @  $I_C = 20 \text{ Adc}$   
 $t_r = 0.35 \mu\text{s (Max)}$   
 $t_s = 0.8 \mu\text{s (Max)}$   
 $t_f = 0.25 \mu\text{s (Max)}$
- Complement to 2N6274-77

## 50 AMPERE POWER TRANSISTORS PNP SILICON

80, 100, 120 VOLTS  
250 WATTS

### \* MAXIMUM RATINGS




Rating	Symbol	2N6377	2N6378	2N6379	Unit
Collector-Base Voltage	$V_{CB}$	100	120	140	Vdc
Collector-Emitter Voltage	$V_{CEQ}$	80	100	120	Vdc
Emitter-Base Voltage	$V_{EB}$	6.0			Vdc
Collector Current — Continuous	$I_C$	50			Adc
Peak		100			Adc
Base Current	$I_B$	20			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	250			Watts
Derate above $25^\circ\text{C}$		1.43			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200			$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	0.7	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data.

FIGURE 1 — POWER DERATING



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.35	39.37	1.510	1.550
B	19.30	21.08	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.60	0.057	0.063
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	24.89	26.67	0.980	1.050

CASE 197-01

# 2N6377 thru 2N6379

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>*OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 50 \text{ mAdc}$ , $I_B = 0$ )	$V_{CE(sus)}$	80 100 120	— — —	Vdc
Collector Cutoff Current ( $V_{CE} = 50 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 60 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 70 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— — —	50 50 50	$\mu\text{Adc}$
Collector Cutoff Current ( $V_{CE} = 90\%$ Rated $V_{CB}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 90\%$ Rated $V_{CB}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	— —	10 1.0	$\mu\text{Adc}$ mAdc
Emitter Cutoff Current ( $V_{EB} = 6.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	100	$\mu\text{Adc}$
<b>*ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 1.0 \text{ Adc}$ , $V_{CE} = 4.0 \text{ Vdc}$ ) ( $I_C = 20 \text{ Adc}$ , $V_{CE} = 4.0 \text{ Vdc}$ ) ( $I_C = 50 \text{ Adc}$ , $V_{CE} = 4.0 \text{ Vdc}$ )	$h_{FE}$	50 30 10	— 120 —	—
Collector-Emitter Saturation Voltage ( $I_C = 20 \text{ Adc}$ , $I_B = 2.0 \text{ Adc}$ ) ( $I_C = 50 \text{ Adc}$ , $I_B = 10 \text{ Adc}$ )	$V_{CE(sat)}$	— —	1.2 3.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 20 \text{ Adc}$ , $I_B = 2.0 \text{ Adc}$ ) ( $I_C = 50 \text{ Adc}$ , $I_B = 10 \text{ Adc}$ )	$V_{BE(sat)}$	— —	1.8 3.5	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
*Current-Gain — Bandwidth Product (2) ( $I_C = 1.0 \text{ Adc}$ , $V_{CE} = 10 \text{ Vdc}$ , $f_{test} = 10 \text{ MHz}$ )	$f_T$	30	—	MHz
*Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 0.1 \text{ MHz}$ )	$C_{ob}$	—	1500	pF
<b>*SWITCHING CHARACTERISTICS (Figure 2)</b>				
Rise Time	$I_{VCC} = 80 \text{ Vdc}$ , $I_C = 20 \text{ Adc}$ , $I_{B1} = I_{B2} = 2.0 \text{ Adc}$	$t_r$	—	0.35 $\mu\text{s}$
Storage Time		$t_s$	—	0.80 $\mu\text{s}$
Fall Time		$t_f$	—	0.25 $\mu\text{s}$

\*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle = 2.0%.

(2)  $f_T = |h_{fe}| \cdot f_{test}$

FIGURE 2 — SWITCHING TIMES TEST CIRCUIT




FIGURE 3 — TURN ON TIME






FIGURE 4 - THERMAL RESPONSE




FIGURE 5 - ACTIVE REGION SAFE OPERATING AREA




FIGURE 6 - TURN-OFF TIME





FIGURE 7 - CAPACITANCE



## 1.3

FIGURE 8 — DC CURRENT GAIN




FIGURE 9 — COLLECTOR SATURATION REGION




FIGURE 10 — "ON" VOLTAGES




FIGURE 11 — TEMPERATURE COEFFICIENTS




FIGURE 12 — COLLECTOR CUT-OFF REGION





FIGURE 13 — BASE CUTOFF REGION





**MOTOROLA**

**NPN PNP**  
**2N6383 2N6648**  
**2N6384 2N6649**  
**2N6385 2N6650**

**1.3**

# **COMPLEMENTARY SILICON POWER DARLINGTON TRANSISTORS**

... monolithic complementary silicon Darlington transistors designed for low and medium frequency power applications such as power switching, audio amplifiers, hammer drivers, and shunt and series regulators.

- High Gain Darlington Performance
- True Complementary Specifications

## **15 AMPERE PEAK COMPLEMENTARY SILICON POWER DARLINGTON TRANSISTORS**

**40-60-80 VOLTS  
100 WATTS**

### **\*MAXIMUM RATINGS**

Rating	Symbol	2N6383 2N6648	2N6384 2N6649	2N6385 2N6650	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	40	60	80	Vdc
Collector-Emitter Voltage	$V_{CEX}$	40	60	80	Vdc
Collector-Emitter Voltage	$V_{CBO}$	40	60	80	Vdc
Emitter Base Voltage	$V_{EBO}$	5.0			Vdc
Collector Current - Continuous	$I_C$	10			Adc
Peak (1)**	$I_{CM}$	15			Adc
Base Current - Continuous	$I_B$	0.25			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ (2) Derate above $25^\circ\text{C}$	$P_D$	100			Watts
		0.571			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range (2)	$T_J, T_{stg}$	-65 to +200			$^\circ\text{C}$

### **THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.75	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes: 1/32" from Case for 5 Seconds	$T_L$	235	$^\circ\text{C}$



\* Indicates JEDEC Registered Data.

\*\* Not JEDEC Registered.

(1) Pulse Width = 50 ms, Duty Cycle < 10%.

(2) Exceeds JEDEC Registration for 2N6648, 2N6649, 2N6650.



JEDEC Registration gives  $P_D = 70 \text{ W}$ ,  $T_J = 150^\circ\text{C}$ .



**STYLE 1:  
PIN 1: BASE  
2: EMITTER  
CASE: COLLECTOR**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.37	-	1.550
B	-	21.08	-	0.830
C	6.35	7.62	0.250	0.300
D	0.89	1.09	0.039	0.043
E	-	3.43	-	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	-	26.67	-	1.050

Collector connected to case  
CASE 11-01  
(TO-3)



# 2N6383, 2N6384, 2N6385, NPN, 2N6648, 2N6649, 2N6650, PNP

1.3

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

### OFF CHARACTERISTICS

*Collector-Emitter Sustaining Voltage (1) ( $I_C = 200\text{ mA}$ , $I_B = 0$ )	2N6383, 2N6648 2N6384, 2N6649 2N6385, 2N6650	$V_{CE(sus)}$	40 60 80	— — —	Vdc
Collector Cutoff Current ( $V_{CE} = \text{Rated Value}$ )		$I_{CEO}$	—	1.0	mAdc
*Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEO(sus)}$ Value, $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = \text{Rated } V_{CEO(sus)}$ Value, $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )		$I_{CEV}$	—	0.3 3.0	mAdc
*Emitter Cutoff Current ( $V_{EB} = 5.0\text{ Vdc}$ , $I_C = 0$ )		$I_{EBO}$	—	10	mAdc
Collector-Emitter Sustaining Voltage (1) ( $R_{BE} = 100\ \Omega$ , $I_C = 200\text{ mA}$ )	2N6383, 2N6648 2N6384, 2N6649 2N6385, 2N6650	$V_{CER(sus)}$	40 60 80	— — —	Vdc
Collector-Emitter Sustaining Voltage (1) ( $V_{BE(off)} = 1.5\text{ V}$ , $I_C = 200\text{ mA}$ )	2N6383, 2N6648 2N6384, 2N6649 2N6385, 2N6650	$V_{CEV(sus)}$	40 60 80	— — —	Vdc

### ON CHARACTERISTICS (1)

*DC Current Gain ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ ) ( $I_C = 10\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ )	$h_{FE}$	1000 100	20,000 —	—
*Collector-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 0.01\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 0.1\text{ Adc}$ )	$V_{CE(sat)}$	— —	2.0 3.0	Vdc
*Base-Emitter On Voltage ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ ) ( $I_C = 10\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ )	$V_{BE(on)}$	— —	2.8 4.5	Vdc
Diode Forward Voltage ( $I_F = 10\text{ Adc}$ )	$V_F$	—	4.0	Vdc

### \*DYNAMIC CHARACTERISTICS

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{\text{test}} = 1.0\text{ MHz}$ )	$C_{ob}$	—	200	pF
*Magnitude of Common-Emitter Small-Signal Short-Circuit Current Transfer Ratio ( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ , $f = 1.0\text{ MHz}$ )	$ h_{fe} $	20	—	—
Common Emitter Small-Signal Short-Circuit Forward Current Transfer Ratio ( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ , $f = 1.0\text{ kHz}$ )	$h_{fe}$	1000	—	—

### SECOND BREAKDOWN

Second Breakdown Collector Current with Base-Forward Biased	$I_{S/B}$	See Figures 8 and 9		
Second Breakdown Energy with Base Reverse-Biased ( $L = 12\text{ mH}$ , $R_{BE} = 100\ \Omega$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $I_C = 4.5\text{ Adc}$ )	$E_{S/B}$	120	—	mJ

(1) Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle < 2%.

\* Indicates JEDEC Registered Data.

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – SWITCHING TIME TEST CIRCUIT  
(Shown for NPN)




FIGURE 6 – SWITCHING TIMES







FIGURE 7 - THERMAL RESPONSE



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 8 is based on  $T_C = 25^\circ\text{C}$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated

for temperature.

$T_{J(pk)}$  may be calculated from the data in Figure 7. At high case temperatures, see Figure 9, thermal limitations will reduce the current that can be handled to values less than the limitations imposed by second breakdown. Second breakdown limitations do derate the same as thermal limitations. Allowable current at the voltages shown on Figure 8 may be found at any case temperature by derating linearly to  $200^\circ\text{C}$ .

FORWARD BIASED SAFE OPERATING AREA




FIGURE 8 -  $T_C = 25^\circ\text{C}$ 

FIGURE 9 -  $T_C = 100^\circ\text{C}$ 


FIGURE 10 - CE DIODE CHARACTERISTICS





# MOTOROLA

## 2N6386

## 2N6387

## 2N6388

# 1.3

### PLASTIC MEDIUM-POWER SILICON TRANSISTORS

... designed for general-purpose amplifier and low-speed switching applications.

- High DC Current Gain –  
 $h_{FE} = 2500$  (Typ) @  $I_C = 4.0$  Adc
- Collector-Emitter Sustaining Voltage – @ 100 mAdc  
 $V_{CE(sus)} = 40$  Vdc (Min) – 2N6386  
 $= 60$  Vdc (Min) – 2N6387  
 $= 80$  Vdc (Min) – 2N6388
- Low Collector-Emitter Saturation Voltage –  
 $V_{CE(sat)} = 2.0$  Vdc (Max) @  $I_C = 3.0$  Adc – 2N6386  
 $= 2.0$  Vdc (Max) @  $I_C = 5.0$  Adc – 2N6387, 2N6388
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors
- TO-220AB Compact Package
- TO-66 Leadform Also Available


### \*MAXIMUM RATINGS

Rating	Symbol	2N6386	2N6387	2N6388	Unit
Collector-Emitter Voltage	$V_{CE0}$	40	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	40	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0			Vdc
Collector Current – Continuous Peak	$I_C$	8.0 15	10 15	10 15	Adc
Base Current	$I_B$	250			mAdc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	65			Watts
		0.52			W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	2.0			Watts
		0.016			W/ $^\circ\text{C}$
Operating and Storage Junction, Temperature Range	$T_J, T_{stg}$	-65 to +150			$^\circ\text{C}$

### THERMAL CHARACTERISTICS



Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.92	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$

FIGURE 1 – POWER DERATING



### DARLINGTON 8 AND 10 AMPERE NPN SILICON POWER TRANSISTORS

40-60-80 VOLTS  
65 WATTS



STYLE 1  
PIN 1 BASE  
2 COLLECTOR  
3 EMITTER  
4 COLLECTOR

NOTES  
1 DIMENSION H APPLIES TO ALL LEADS  
2 DIMENSION L APPLIES TO LEADS 1 AND 3

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.75	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	—	0.045	—
Z	—	2.03	—	0.080

CASE 221A-02  
TO-220AB

\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 200 \text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	40 50 80	— — —	Vdc
Collector Cutoff Current ( $V_{CE} = 40 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 60 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— — —	1.0 1.0 1.0	mA
Collector Cutoff Current ( $V_{CE} = 40 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 60 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 40 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ , $T_C = 125^\circ\text{C}$ ) ( $V_{CE} = 60 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ , $T_C = 125^\circ\text{C}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ , $T_C = 125^\circ\text{C}$ )	$I_{CEX}$	— — — — — —	300 300 300 3.0 3.0 3.0	$\mu\text{A}$   mA
Emitter Cutoff Current ( $V_{BE} = 5.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	5.0	mA

**ON CHARACTERISTICS (1)**

DC Current Gain ( $I_C = 3.0 \text{ A}$ , $V_{CE} = 3.0 \text{ Vdc}$ ) ( $I_C = 5.0 \text{ A}$ , $V_{CE} = 3.0 \text{ Vdc}$ ) ( $I_C = 8.0 \text{ A}$ , $V_{CE} = 3.0 \text{ Vdc}$ ) ( $I_C = 10 \text{ A}$ , $V_{CE} = 3.0 \text{ Vdc}$ )	2N6386 2N6387, 2N6388 2N6386 2N6387, 2N6388	$h_{FE}$	1000 1000 100 100	20000 20000 — —	—
Collector-Emitter Saturation Voltage ( $I_C = 3.0 \text{ A}$ , $I_B = 0.006 \text{ A}$ ) ( $I_C = 5.0 \text{ A}$ , $I_B = 0.01 \text{ A}$ ) ( $I_C = 8.0 \text{ A}$ , $I_B = 0.08 \text{ A}$ ) ( $I_C = 10 \text{ A}$ , $I_B = 0.1 \text{ A}$ )	2N6386 2N6387, 2N6388 2N6386 2N6387, 2N6388	$V_{CE(sat)}$	— — — —	2.0 2.0 3.0 3.0	Vdc
Base-Emitter On Voltage ( $I_C = 3.0 \text{ A}$ , $V_{CE} = 3.0 \text{ Vdc}$ ) ( $I_C = 5.0 \text{ A}$ , $V_{CE} = 3.0 \text{ Vdc}$ ) ( $I_C = 8.0 \text{ A}$ , $V_{CE} = 3.0 \text{ Vdc}$ ) ( $I_C = 10 \text{ A}$ , $V_{CE} = 3.0 \text{ Vdc}$ )	2N6386 2N6387, 2N6388 2N6386 2N6387, 2N6388	$V_{BE(on)}$	— — — —	2.8 2.8 4.5 4.5	Vdc

**DYNAMIC CHARACTERISTICS**

Small-Signal Current Gain ( $I_C = 1.0 \text{ A}$ , $V_{CE} = 5.0 \text{ Vdc}$ , $f_{test} = 1.0 \text{ MHz}$ )	$ h_{fe} $	20	—	—
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 1.0 \text{ MHz}$ )	$C_{ob}$	—	200	pF
Small-Signal Current Gain ( $I_C = 1.0 \text{ A}$ , $V_{CE} = 5.0 \text{ Vdc}$ , $f = 1.0 \text{ kHz}$ )	$h_{fe}$	1000	—	—

\* Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

FIGURE 2 — SWITCHING TIMES TEST CIRCUIT




FIGURE 3 — SWITCHING TIMES




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_J(pk) = 150^{\circ}\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) < 150^{\circ}\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown

FIGURE 6 – SMALL-SIGNAL CURRENT GAIN





FIGURE 7 – CAPACITANCE



1.3

FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – "ON" VOLTAGES




FIGURE 11 – TEMPERATURE COEFFICIENTS




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – DARLINGTON SCHEMATIC






**MOTOROLA**

**2N6436**  
**2N6437**  
**2N6438**

**1.3**


# HIGH-POWER PNP SILICON TRANSISTORS

...designed for use in industrial-military power amplifier and switching circuit applications.

- High Collector-Emitter Sustaining Voltage –  
 $V_{CE(sus)} = 80 \text{ Vdc (Min)} - 2N6436$   
 $= 100 \text{ Vdc (Min)} - 2N6437$   
 $= 120 \text{ Vdc (Min)} - 2N6438$
- High DC Current Gain –  
 $h_{FE} = 20-80 @ I_C = 10 \text{ Adc}$   
 $= 12 \text{ (Min)} @ I_C = 25 \text{ Adc}$
- Low Collector-Emitter Saturation Voltage –  
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max)} @ I_C = 10 \text{ Adc}$
- Fast Switching Times @  $I_C = 10 \text{ Adc}$   
 $t_r = 0.3 \mu\text{s (Max)}$   
 $t_s = 1.0 \mu\text{s (Max)}$   
 $t_f = 0.25 \mu\text{s (Max)}$
- Complement to NPN 2N6338 thru 2N6341

## 25 AMPERE POWER TRANSISTORS PNP SILICON

**80, 100, 120 VOLTS**  
**200 WATTS**





### \*MAXIMUM RATINGS

Rating	Symbol	2N6436	2N6437	2N6438	Unit
Collector-Base Voltage	$V_{CB}$	100	120	140	Vdc
Collector-Emitter Voltage	$V_{CE}$	80	100	120	Vdc
Emitter-Base Voltage	$V_{EB}$	6.0			Vdc
Collector Current – Continuous	$I_C$	25			Adc
Peak		50			
Base Current	$I_B$	10			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	200			Watts
Derate above $25^\circ\text{C}$		1.14			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200			$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.875	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data.



STYLE 1  
PIN 1. BASE  
2. EMITTER  
CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	9.87	1.09	0.338	0.043
E	1.40	1.78	0.055	0.070
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
L	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120

CASE1-04

#### NOTES:

1. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-3 OUTLINE SHALL APPLY.

# 2N6436, 2N6437, 2N6438


## \*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 50 \text{ A dc}$ , $I_B = 0$ )	$V_{CE(sus)}$	80 100 120	— — —	Vdc
Collector Cutoff Current ( $V_{CE} = 40 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 50 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 60 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— — —	50 50 50	$\mu\text{A dc}$
Collector Cutoff Current ( $V_{CE} = 90 \text{ Vdc}$ , $V_{BE(off)} = -1.5 \text{ Vdc}$ ) ( $V_{CE} = 110 \text{ Vdc}$ , $V_{BE(off)} = -1.5 \text{ Vdc}$ ) ( $V_{CE} = 130 \text{ Vdc}$ , $V_{BE(off)} = -1.5 \text{ Vdc}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{BE(off)} = -1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 100 \text{ Vdc}$ , $V_{BE(off)} = -1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 120 \text{ Vdc}$ , $V_{BE(off)} = -1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	— — — — — —	10 10 10 1.0 1.0 1.0	$\mu\text{A dc}$     $\text{mA dc}$
Collector Cutoff Current ( $V_{CB} = 100 \text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 120 \text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 140 \text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	— — —	10 10 10	$\mu\text{A dc}$
Emitter Cutoff Current ( $V_{EB} = 6.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	100	$\mu\text{A dc}$
<b>ON CHARACTERISTICS</b>				
DC Current Gain (1) ( $I_C = 0.5 \text{ A dc}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 10 \text{ A dc}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 25 \text{ A dc}$ , $V_{CE} = 2.0 \text{ Vdc}$ )	$h_{FE}$	30 20 12	— 80 —	—
Collector-Emitter Saturation Voltage (1) ( $I_C = 10 \text{ A dc}$ , $I_B = 1.0 \text{ A dc}$ ) ( $I_C = 25 \text{ A dc}$ , $I_B = 2.5 \text{ A dc}$ )	$V_{CE(sat)}$	— —	1.0 1.8	Vdc
Base-Emitter Saturation Voltage (1) ( $I_C = 10 \text{ A dc}$ , $I_B = 1.0 \text{ A dc}$ ) ( $I_C = 25 \text{ A dc}$ , $I_B = 2.5 \text{ A dc}$ )	$V_{BE(sat)}$	— —	1.8 2.5	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain — Bandwidth Product ( $I_C = 1.0 \text{ A dc}$ , $V_{CE} = 10 \text{ Vdc}$ , $f_{test} = 10 \text{ MHz}$ )	$f_T$	40	—	MHz
Output Capacitance ( $V_{CE} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 100 \text{ kHz}$ )	$C_{ob}$	—	700	pF
<b>SWITCHING CHARACTERISTICS</b>				
Rise Time ( $V_{CC} = 80 \text{ Vdc}$ , $I_C = 10 \text{ A}$ , $V_{BE(off)} = 6.0 \text{ Vdc}$ , $I_{B1} = 1.0 \text{ A dc}$ )	$t_r$	—	0.3	$\mu\text{s}$
Storage ( $V_{CC} = 80 \text{ Vdc}$ , $I_C = 10 \text{ A}$ , $V_{BE(off)} = 6.0 \text{ Vdc}$ , $I_{B1} = I_{B2} = 1.0 \text{ A dc}$ )	$t_s$	—	1.0	$\mu\text{s}$
Fall Time ( $V_{CC} = 80 \text{ Vdc}$ , $I_C = 10 \text{ A}$ , $V_{BE(off)} = 6.0 \text{ Vdc}$ , $I_{B1} = I_{B2} = 1.0 \text{ A dc}$ )	$t_f$	—	0.25	$\mu\text{s}$

\*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ ; Duty Cycle  $\leq 2.0\%$ .

FIGURE 2 — SWITCHING TIME TEST CIRCUIT



Note: For information on Figures 3 and 6,  $R_B$  and  $R_C$  were varied to obtain desired test conditions.

FIGURE 3 — TURN ON TIME






FIGURE 4 – THERMAL RESPONSE



1.3

FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 5 is based on  $T_J(pk) = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) \leq 200^\circ\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME




FIGURE 7 – CAPACITANCE




FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – "ON" VOLTAGE




FIGURE 11 – TEMPERATURE COEFFICIENTS




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – BASE CUT-OFF REGION





**MOTOROLA**

**2N6486 2N6487 2N6488 NPN**  
**2N6489 2N6490 2N6491 PNP**

**1.3**

**COMPLEMENTARY SILICON PLASTIC  
POWER TRANSISTORS**


... designed for use in general-purpose amplifier and switching applications.

- DC Current Gain Specified to 15 Amperes  
 $h_{FE} = 20-150 @ I_C = 5.0 \text{ Adc}$   
 $= 5.0 (\text{Min}) @ I_C = 15 \text{ Adc}$
- Collector-Emitter Sustaining Voltage —  
 $V_{CEO} (\text{sus}) = 40 \text{ Vdc (Min)} - 2N6486, 2N6489$   
 $= 60 \text{ Vdc (Min)} - 2N6487, 2N6490$   
 $= 80 \text{ Vdc (Min)} - 2N6488, 2N6491$
- High Current Gain — Bandwidth Product  
 $f_T = 5.0 \text{ MHz (Min)} @ I_C = 1.0 \text{ Adc}$
- TO-220AB Compact Package
- TO-66 Leadform Also Available

**15 AMPERE**

**COMPLEMENTARY SILICON  
POWER TRANSISTORS**

**40-60-80 VOLTS  
75 WATTS**



**\*MAXIMUM RATINGS**



Rating	Symbol	2N6486 2N6489	2N6487 2N6490	2N6488 2N6491	Unit
Collector-Emitter Voltage	$V_{CEO}$	40	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	50	70	90	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0			Vdc
Collector Current — Continuous	$I_C$	15			Adc
Base Current	$I_B$	5.0			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	75			Watts
		0.6			W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	1.8			Watts
		0.014			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150			$^\circ\text{C}$

**THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.67	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	70	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data

**FIGURE 1 — POWER DERATING**



STYLE 1:

1. BASE  
 2. COLLECTOR  
 3. EMITTER  
 4. COLLECTOR
- NOTES  
 1. DIMENSION H APPLIES TO ALL LEADS  
 2. DIMENSION L APPLIES TO LEADS 1 AND 3

	MILLIMETERS			INCHES		
DIM	MIN	MAX	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620		
B	9.65	10.29	0.380	0.405		
C	4.06	4.82	0.160	0.190		
D	0.64	0.89	0.025	0.035		
F	3.61	3.73	0.142	0.147		
G	2.41	2.67	0.095	0.105		
H	2.79	3.93	0.110	0.155		
J	0.36	0.56	0.014	0.022		
K	12.70	14.27	0.500	0.562		
L	1.14	1.39	0.045	0.055		
N	4.83	5.33	0.190	0.210		
Q	2.54	3.04	0.100	0.120		
R	2.04	2.79	0.080	0.110		
S	1.14	1.39	0.045	0.055		
T	5.97	6.48	0.235	0.255		
U	0.00	1.27	0.000	0.050		
V	1.14	—	0.045	—		
Z	—	2.03	—	0.080		

CASE 221A-02  
TO-220AB



2N6486 2N6487 2N6488 NPN

2N6489 2N6490 2N6491 PNP

**\*ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)


Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 200 \text{ mA dc}$ , $I_B = 0$ )	$V_{CE0(sus)}$	40 60 80	— — —	Vdc
Collector-Emitter Sustaining Voltage (1) ( $I_C = 200 \text{ mA dc}$ , $V_{BE} = 1.5 \text{ Vdc}$ )	$V_{CEX}$	50 70 90	— — —	Vdc
Collector Cutoff Current ( $V_{CE} = 20 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 30 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 40 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— — —	1.0 1.0 1.0	mA dc
Collector Cutoff Current ( $V_{CE} = 45 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 65 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 85 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 40 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 60 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	— — — — — —	500 500 500 5.0 5.0 5.0	$\mu\text{A dc}$   mA dc
Emitter Cutoff Current ( $V_{BE} = 5.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mA dc
<b>ON CHARACTERISTICS</b>				
DC Current Gain ( $I_C = 5.0 \text{ A dc}$ , $V_{CE} = 4.0 \text{ Vdc}$ ) ( $I_C = 15 \text{ A dc}$ , $V_{CE} = 4.0 \text{ Vdc}$ )	$h_{FE}$	20 5.0	150 —	—
Collector-Emitter Saturation Voltage ( $I_C = 5.0 \text{ A dc}$ , $I_B = 0.5 \text{ A dc}$ ) ( $I_C = 15 \text{ A dc}$ , $I_B = 5.0 \text{ A dc}$ )	$V_{CE(sat)}$	— —	1.3 3.5	Vdc
Base-Emitter On Voltage ( $I_C = 5.0 \text{ A dc}$ , $V_{CE} = 4.0 \text{ Vdc}$ ) ( $I_C = 15 \text{ A dc}$ , $V_{CE} = 4.0 \text{ Vdc}$ )	$V_{BE(on)}$	— —	1.3 3.5	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current Gain — Bandwidth Product (2) ( $I_C = 1.0 \text{ A dc}$ , $V_{CE} = 4.0 \text{ Vdc}$ , $f_{\text{test}} = 1.0 \text{ MHz}$ )	$f_T$	5.0	—	MHz
Small-Signal Current Gain ( $I_C = 1.0 \text{ A dc}$ , $V_{CE} = 4.0 \text{ Vdc}$ , $f = 1.0 \text{ kHz}$ )	$h_{fe}$	25	—	—

\*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

(2)  $f_T = |h_{fe}| \cdot f_{\text{test}}$ .


**FIGURE 2 — SWITCHING TIME TEST CIRCUIT**



$R_B$  and  $R_C$  varied to obtain desired current levels.  
For PNP reverse all polarities.

D1 must be fast recovery type, e.g.;  
MBS5300 used above  $I_B \approx 100 \text{ mA}$   
MSD6100 used below  $I_B \approx 100 \text{ mA}$

**FIGURE 3 — TURN-ON TIME**



2N6486 2N6487 2N6488 NPN

2N6489 2N6490 2N6491 PNP

FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_J(pk) = 150^\circ C$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) \leq 150^\circ C$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - TURN-OFF TIME





FIGURE 7 - CAPACITANCES



2N6486 2N6487 2N6488 NPN

2N6489 2N6490 2N6491 PNP

NPN  
2N6486, 2N6487, 2N6488

PNP  
2N6489, 2N6490, 2N6491

1.3

FIGURE 8 — DC CURRENT GAIN





FIGURE 9 — COLLECTOR SATURATION REGION







FIGURE 10 — "ON" VOLTAGES






**MOTOROLA**
**2N6497**
**2N6498**
**2N6499**
**1.3**

# HIGH VOLTAGE NPN SILICON POWER TRANSISTORS

... designed for high voltage inverters, switching regulators and line-operated amplifier applications. Especially well suited for switching power supply applications.

- High Collector-Emitter Sustaining Voltage –  
 $V_{CE(sus)} = 250 \text{ Vdc (Min) – 2N6497}$   
 $= 300 \text{ Vdc (Min) – 2N6498}$   
 $= 350 \text{ Vdc (Min) – 2N6499}$
- Excellent DC Current Gain –  
 $h_{FE} = 10 - 75 @ I_C = 2.5 \text{ Adc}$
- Low Collector-Emitter Saturation Voltage @  $I_C = 2.5 \text{ Adc}$  –  
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) – 2N6497}$   
 $= 1.25 \text{ Vdc (Max) – 2N6498}$   
 $= 1.5 \text{ Vdc (Max) – 2N6499}$

## 5 AMPERE POWER TRANSISTORS

**NPN SILICON**
**250, 300, 350 VOLTS  
80 WATTS**


STYLE 1  
 PIN 1. BASE  
 2. COLLECTOR  
 3. EMITTER  
 4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.63	5.33	0.180	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

CASE 221A-02  
 TO 220AB

## \*MAXIMUM RATINGS

Rating	Symbol	2N6497	2N6498	2N6499	Unit
Collector-Emitter Voltage	$V_{CEO}$	250	300	350	Vdc
Collector-Base Voltage	$V_{CB}$	350	400	450	Vdc
Emitter-Base Voltage	$V_{EB}$	6.0			Vdc
Collector Current – Continuous	$I_C$	5.0			Adc
– Peak		10			
Base Current	$I_B$	2.0			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	80			Watts
Derate above $25^\circ\text{C}$		0.64			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150			$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.56	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data.


**\*ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage (1) ( $I_C = 25\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	250 300 350	— — —	— — —	Vdc
Collector Cutoff Current ( $V_{CE} = 350\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 400\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 450\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 175\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ ) ( $V_{CE} = 200\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ ) ( $V_{CE} = 225\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEX}$	— — — — — —	— — — — — —	1.0 1.0 1.0 10 10 10	mAdc
Emitter Cutoff Current ( $V_{BE} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mAdc
<b>ON CHARACTERISTICS (1)</b>					
DC Current Gain ( $I_C = 2.5\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ ) ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ )	$h_{FE}$	10 3.0	— —	75 —	—
Collector-Emitter Saturation Voltage ( $I_C = 2.5\text{ Adc}$ , $I_B = 500\text{ mAdc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ )	$V_{CE(sat)}$	— — — —	— — — —	1.0 1.25 1.5 5.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 2.5\text{ Adc}$ , $I_B = 500\text{ mAdc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ )	$V_{BE(sat)}$	— —	— —	1.5 2.5	Vdc
<b>DYNAMIC CHARACTERISTICS</b>					
Current-Gain-Bandwidth Product ( $I_C = 250\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1.0\text{ MHz}$ )	$f_T$	5.0	—	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 100\text{ kHz}$ )	$C_{ob}$	—	—	150	pF
<b>SWITCHING CHARACTERISTICS</b>					
Rise Time ( $V_{CC} = 125\text{ Vdc}$ , $I_C = 2.5\text{ Adc}$ , $I_{B1} = 0.5\text{ Adc}$ )	$t_r$	—	0.4	1.0	$\mu\text{s}$
Storage Time ( $V_{CC} = 125\text{ Vdc}$ , $I_C = 2.5\text{ Adc}$ , $V_{BE} = 5.0\text{ Vdc}$ , $I_{B1} = I_{B2} = 0.5\text{ Adc}$ )	$t_s$	—	1.4	2.5	$\mu\text{s}$
Fall Time ( $V_{CC} = 125\text{ Vdc}$ , $I_C = 2.5\text{ Adc}$ , $I_{B1} = I_{B2} = 0.5\text{ Adc}$ )	$t_f$	—	0.45	1.0	$\mu\text{s}$

\*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

FIGURE 1 — SWITCHING TIME TEST CIRCUIT



$D_1$  MUST BE FAST RECOVERY TYPE, eg  
 MB05300 USED ABOVE  $I_B = 100\text{ mA}$   
 MSD6100 USED BELOW  $I_B = 100\text{ mA}$

FIGURE 2 — TURN-ON TIME






FIGURE 3 – THERMAL RESPONSE





FIGURE 4 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 4 is based on  $T_C = 25^{\circ}\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) \leq 150^{\circ}\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 3. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 4 may be found at any case temperature by using the appropriate curve on Figure 6.

FIGURE 5 – TURN-OFF TIME




FIGURE 6 – POWER DERATING




FIGURE 7 – DC CURRENT GAIN




FIGURE 8 – COLLECTOR SATURATION REGION




FIGURE 9 – "ON" VOLTAGES




FIGURE 10 – TEMPERATURE COEFFICIENTS




FIGURE 11 – COLLECTOR CUTOFF REGION





FIGURE 12 – CAPACITANCE





**2N6542**  
**2N6543**

### 1.3


## Designers Data Sheet

SWITCHMODE SERIES  
NPN SILICON POWER TRANSISTORS

These devices are designed for high-voltage, high-speed, power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220 volt line operated SWITCHMODE applications such as:

- Switching Regulators
- PWM Inverters and Motor Controls
- Solenoid and Relay Drivers
- Deflection Circuits

Specification Features –  
High Temperature Performance Specified for:  
Reversed Biased SOA with Inductive Loads  
Switching Times with Inductive Loads  
Saturation Voltages  
Leakage Currents




**5 AMPERE  
NPN SILICON  
POWER TRANSISTORS**  
300 and 400 VOLTS  
100 WATTS

### Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

2N6542  
2N6543



STYLE 1  
PIN 1. BASE  
2. EMITTER  
CASE COLLECTOR

## NOTES

1. DIMENSIONS Q AND V ARE DATUMS.
2.  $\boxed{-T}$  IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE D.

		.13 (0.005) (M)	T	V (M)
--	--	-----------------	---	-------

FOR LEADS

$\frac{1}{2}$	0.13 (0.005) (M) T	Y (M)	Q (M)
---------------	--------------------	-------	-------

4. DIMENSIONS AND TOLERANCES PER  
ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.37	-	1.550
B	-	21.08	-	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	-	26.67	-	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05  
TO-204AA

\*MAXIMUM RATINGS

Rating	Symbol	2N6542	2N6543	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	300	400	Vdc
Collector-Emitter Voltage	$V_{CE X(sus)}$	350	450	Vdc
Collector-Emitter Voltage	$V_{CEV}$	650	850	Vdc
Emitter Base Voltage	$V_{EB}$	8.0		Vdc
Collector Current – Continuous	$I_C$	5.0		Adc
– Peak (1)	$I_{CM}$	10		
Base Current – Continuous	$I_B$	5.0		Adc
– Peak (1)	$I_{BM}$	10		
Emitter Current – Continuous	$I_E$	10		Adc
– Peak (1)	$I_{EM}$	20		
Total Power Dissipation @ $T_C = 25^{\circ}C$	$P_D$	100		Watts
Derate above $25^{\circ}C$	@ $T_C = 100^{\circ}C$	57.2		
		0.57		W/ $^{\circ}C$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^{\circ}C$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.75	$^{\circ}\text{C/W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	$^{\circ}\text{C}$

\*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width = 5 ms. Duty Cycle  $\leq 10\%$ .

**\*ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS (1)</b>				
Collector-Emitter Sustaining Voltage (Table 2) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	MJ4400 MJ4401 $V_{CE0(sus)}$	300 400	— —	Vdc
Collector-Emitter Sustaining Voltage (Table 2, Figure 12) ( $I_C = 2.6\text{ A}$ , $V_{clamp} = \text{Rated } V_{CEX}$ , $T_C = 100^\circ\text{C}$ )	MJ4400 MJ4401 $V_{CEX(sus)}$	350 450	— —	Vdc
( $I_C = 5.0\text{ A}$ , $V_{clamp} = \text{Rated } V_{CE0} - 100\text{ V}$ , $T_C = 100^\circ\text{C}$ )	MJ4400 MJ4401	200 300	— —	
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	— —	0.5 3.0	mA
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEV}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	3.0	mA
Emitter Cutoff Current ( $V_{EB} = 8.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mA

**SECOND BREAKDOWN**

Second Breakdown Collector Current with base forward biased $t = 1.0\text{ s}$ (non-repetitive) ( $V_{CE} = 100\text{ Vdc}$ )	$I_{S/b}$	0.2 (See Figure 11)	—	Adc
Clamped Inductive SOA with base reverse biased	RBSOA	(See Figure 12)		

**ON CHARACTERISTICS (1)**

DC Current Gain ( $I_C = 1.5\text{ A}$ , $V_{CE} = 2.0\text{ Vdc}$ ) ( $I_C = 3.0\text{ A}$ , $V_{CE} = 2.0\text{ Vdc}$ )	$h_{FE}$	12 7.0	60 35	—
Collector-Emitter Saturation Voltage ( $I_C = 3.0\text{ A}$ , $I_B = 0.6\text{ A}$ ) ( $I_C = 5.0\text{ A}$ , $I_B = 1.0\text{ A}$ ) ( $I_C = 3.0\text{ A}$ , $I_B = 0.6\text{ A}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	1.0 5.0 2.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 3.0\text{ A}$ , $I_B = 0.6\text{ A}$ ) ( $I_C = 3.0\text{ A}$ , $I_B = 0.6\text{ A}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	1.4 1.4	Vdc

**DYNAMIC CHARACTERISTICS**

Current-Gain -- Bandwidth Product ( $I_C = 200\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ , $f_{test} = 1.0\text{ MHz}$ )	$f_T$	6.0	28	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ MHz}$ )	$C_{ob}$	50	200	pF

**SWITCHING CHARACTERISTICS**

Resistive Load (Table 2)					
Delay Time	$(V_{CC} = 250 \text{ Vdc}, I_C = 3.0 \text{ A},$ $I_{B1} = I_{B2} = 0.6 \text{ A}, t_p = 100 \mu\text{s},$ Duty Cycle $\leq 2.0\%$ )	$t_d$	—	0.05	$\mu\text{s}$
Rise Time		$t_r$	—	0.7	$\mu\text{s}$
Storage Time		$t_s$	—	4.0	$\mu\text{s}$
Fall Time		$t_f$	—	0.8	$\mu\text{s}$
Inductive Load, Clamped (Table 2)					
		Symbol	Typ	Max	Unit
Storage Time	$(I_C = 3.0 \text{ A(pk)}, V_{clamp} = \text{Rated } V_{CEX},$ $I_{B1} = 0.6 \text{ A}, V_{BE(off)} = 5.0 \text{ Vdc}, T_C = 100^\circ\text{C})$	$t_{SV}$	—	4.0	$\mu\text{s}$
Crossover Time		$t_c$	0.6	—	$\mu\text{s}$
Fall Time		$t_{fi}$	—	0.8	$\mu\text{s}$
Storage Time		$t_{SV}$	0.8	—	$\mu\text{s}$
Crossover Time	$(I_C = 3.0 \text{ A(pk)}, V_{clamp} = \text{Rated } V_{CEX},$ $I_{B1} = 0.6 \text{ A}, V_{BE(off)} = 5.0 \text{ Vdc}, T_C = 25^\circ\text{C})$	$t_c$	0.3	—	$\mu\text{s}$
Fall Time		$t_{fi}$	0.2	—	$\mu\text{s}$

\*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width =  $300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

## DC CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – "ON" VOLTAGE




FIGURE 4 – TEMPERATURE COEFFICIENTS




FIGURE 5 – COLLECTOR CUTOFF REGION




FIGURE 6 – CAPACITANCE






FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS




TABLE 1 — INDUCTIVE SWITCHING PERFORMANCE

$I_C$ (A)	$T_C$ °C	$t_{sv}$ μs	$t_{rv}$ μs	$t_{fi}$ μs	$t_{ti}$ μs	$t_c$ μs
1.0	25	0.70	0.22	0.21	0.23	0.66
100	100	1.20	0.37	0.19	0.39	0.95
3.0	25	1.10	0.09	0.12	0.08	0.29
100	100	1.60	0.42	0.19	0.40	1.01
5.0	25	1.10	0.16	0.19	0.11	0.46
100	100	1.70	0.45	0.37	0.26	1.08

Note: All Data Recorded in the Inductive Switching Circuit Shown in Table 2.

## SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{sv}$  = Voltage Storage Time, 90%  $I_B$  to 10%  $V_{clamp}$

$t_{rv}$  = Voltage Rise Time, 10–90%  $V_{clamp}$

$t_{fi}$  = Current Fall Time, 90–10%  $I_C$

$t_{ti}$  = Current Tail, 10–2%  $I_C$

$t_c$  = Crossover Time, 10%  $V_{clamp}$  to 10%  $I_C$

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general,  $t_{rv} + t_{fi} \approx t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{sv}$ ) which are guaranteed at 100°C.

## RESISTIVE SWITCHING PERFORMANCE

FIGURE 8 — TURN-ON TIME




FIGURE 9 — TURN-OFF TIME








TABLE 2 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	VCE(sus)	VCEX(sus) AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	<p>+10 V 20 Ω 0 2 PW Varied to Attain <math>I_C = 100 \text{ mA}</math></p>	<p>Drive Circuit +4 V 1 k 0.01 μF -4 V Set +<math>V_{in}</math> to Obtain a Forced <math>h_{FE} = 5</math> and Adjust PW to Attain Specified Peak <math>I_C</math>. Duty Cycle &lt; 3% <math>f = 1 \text{ kHz}</math> Q1 2N6408 Q3 2N5875 Q2 2N6406 Q4 2N5877 Diodes 1N4933</p>	<p>+13 V -11 V 1 2 <math>I_C = 3 \text{ A}</math> <math>PW = 100 \mu s</math> <math>t_r &lt; 5 \text{ ns}</math> <math>t_f &lt; 50 \text{ ns}</math> Duty Cycle &lt; 2%</p>
CIRCUIT VALUES	$L_{coil} = 80 \text{ mH}$ $V_{CC} = 10 \text{ V}$ $R_{coil} = 0.7 \Omega$ $V_{clamp}$ (Unclamped)	$L_{coil} = 180 \mu H$ $R_{coil} = 0.05 \Omega$ $V_{CC} = 20 \text{ V}$ $V_{clamp} = \text{Rated } V_{CEX} \text{ Value}$	$V_{CC} = 250 \text{ V}$ $R_L = 83 \Omega$ D1 = 1N5820 or Equiv. $R_B = 20 \Omega$
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT TUT 1N4937 or Equivalent See Above For Detailed Conditions 1 2 <math>V_{clamp}</math> <math>V_{CC}</math> <math>R_S</math> 0.1 Ω</p>	<p>OUTPUT WAVEFORMS <math>I_C(pk)</math> <math>t_f</math> Clamped <math>t_1</math> Adjusted to Obtain <math>I_C</math> <math>t_1 = \frac{L_{coil} I_C(pk)}{V_{CC}}</math> <math>t_2 = \frac{L_{coil} I_C(pk)}{V_{clamp}}</math> Test Equipment Scope Tektronics 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT 1 2 <math>R_B</math> TUT <math>R_L</math> <math>V_{CC}</math> -5 V</p>

FIGURE 10 – THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 11 and 12 are specified ratings for these devices under the test conditions shown.



## SAFE OPERATING AREA INFORMATION

### FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(\text{pk})$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

$T_J(\text{pk})$  may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

### REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives the complete RBSOA characteristics.

## Designers Data Sheet

SWITCHMODE SERIES  
NPN SILICON POWER TRANSISTORS

The 2N6544 and 2N6545 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for 115 and 220 volt line operated switch-mode applications such as:

- Switching Regulators
- PWM Inverters and Motor Controls
- Solenoid and Relay Drivers
- Deflection Circuits

### Specification Features —


High Temperature Performance Specified for:

Reversed Biased SOA with Inductive Loads

### Switching Times with Inductive Loads

### Saturation Voltages

### Leakage Currents



## \*MAXIMUM RATINGS

Rating	Symbol	2N6544	2N6545	Unit
Collector-Emitter Voltage	V <sub>CEO(sus)</sub>	300	400	Vdc
Collector-Emittor Voltage	V <sub>CEx(sus)</sub>	350	450	Vdc
Collector-Emitter Voltage	V <sub>CEV</sub>	650	850	Vdc
Emitter Base Voltage	V <sub>EB</sub>	9.0		Vdc
Collector Current — Continuous — Peak (1)	I <sub>C</sub> I <sub>CM</sub>	8.0 16		Adc
Base Current — Continuous — Peak (1)	I <sub>B</sub> I <sub>BM</sub>	8.0 16		Adc
Emitter Current — Continuous — Peak (1)	I <sub>E</sub> I <sub>EM</sub>	16 32		Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C @ T <sub>C</sub> = 100°C Derate above 25°C	P <sub>D</sub>	125 71.5 0.714		Watts  W/°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to +200		°C

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.4	$^{\circ}\text{C/W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	$^{\circ}\text{C}$

\*Indicates JEDEC Registered Data


(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle  $\leq 10\%$ .

8 AMPERE  
NPN SILICON  
POWER TRANSISTORS


300 and 400 VOLTS  
125 WATTS

### Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



STYLE 1	
PIN 1.	BASE
2	EMIT
CASE	COLL



## NOTES

1. DIMENSIONS Q AND V ARE DATUMS.
2.  $\boxed{.T}$  IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q

0.13 (0.005) M T V M

FOR LEADS

◆	0.13 (0.005) (M) T	V (M)	Q (M)
---	--------------------	-------	-------

- 4 DIMENSIONS AND TOLERANCES PER  
ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.37	-	1.550
B	-	21.08	-	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	-	26.67	-	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05  
TO-204AA

\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS (1)				
Collector-Emitter Sustaining Voltage ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CEO(sus)}$	300 400	— —	Vdc
Collector-Emitter Sustaining Voltage ( $I_C = 4.5\text{ A}$ , $V_{clamp} = \text{Rated } V_{CEX}$ , $T_C = 100^\circ\text{C}$ )	$V_{CEX(sus)}$	350 450 200 300	— — — —	Vdc
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	— —	0.5 2.5	mA <sub>dc</sub>
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEV}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	3.0	mA <sub>dc</sub>
Emitter Cutoff Current ( $V_{EB} = 9.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mA <sub>dc</sub>
SECOND BREAKDOWN				
Second Breakdown Collector Current with base forward biased $t = 1.0\text{ s}$ (non-repetitive) ( $V_{CE} = 100\text{ Vdc}$ )	$I_{S/b}$	0.2	—	A <sub>dc</sub>
ON CHARACTERISTICS (1)				
DC Current Gain ( $I_C = 2.5\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ ) ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ )	$h_{FE}$	12 7.0	60 35	—
Collector-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 8.0\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	1.5 5.0 2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	1.6 1.6	Vdc
DYNAMIC CHARACTERISTICS				
Current Gain – Bandwidth Product ( $I_C = 300\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ , $f_{test} = 1.0\text{ MHz}$ )	$f_T$	6.0	28	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ MHz}$ )	$C_{ob}$	75	300	pF
SWITCHING CHARACTERISTICS				
Resistive Load				
Delay Time	$(V_{CC} = 250\text{ Vdc}$ , $I_C = 5.0\text{ A}$ , $I_{B1} = I_{B2} = 1.0\text{ A}$ , $t_p = 100\ \mu\text{s}$ , Duty Cycle $\leq 2.0\%$ )	$t_d$	—	0.05 $\mu\text{s}$
Rise Time		$t_r$	—	1.0 $\mu\text{s}$
Storage Time		$t_s$	—	4.0 $\mu\text{s}$
Fall Time		$t_f$	—	1.0 $\mu\text{s}$
Inductive Load, Clamped				
Storage Time	$(I_C = 5.0\text{ A(pk)}$ , $V_{clamp} = \text{Rated } V_{CEX}$ , $I_{B1} = 1.0\text{ A}$ , $V_{BE(off)} = 5.0\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$t_s$	—	4.0 $\mu\text{s}$
Fall Time		$t_f$	—	0.9 $\mu\text{s}$
Typical				
Storage Time	$(I_C = 5.0\text{ A(pk)}$ , $V_{clamp} = \text{Rated } V_{CEX}$ , $I_{B1} = 1.0\text{ A}$ , $V_{BE(off)} = 5.0\text{ Vdc}$ , $T_C = 25^\circ\text{C}$ )	$t_s$	1.2	$\mu\text{s}$
Fall Time		$t_f$	0.18	$\mu\text{s}$

\*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width =  $300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .



## DC CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – "ON" VOLTAGE




FIGURE 4 – TEMPERATURE COEFFICIENTS




FIGURE 5 – TURN-ON TIME








FIGURE 6 – TURN-OFF TIME






There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 7 is based on  $T_C = 25^\circ\text{C}$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 7, may be found at any case temperature by using the appropriate curve on Figure 9.

$T_{J(pk)}$  may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. The reverse biased safe operating area (Figure 8) is the boundary the load line may traverse during turn-off.





# MOTOROLA

## 2N6546

## 2N6547

### 1.3

## Designers Data Sheet


### SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

The 2N6546 and 2N6547 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for 115 and 220 volt line operated switch-mode applications such as:

- Switching Regulators
- PWM Inverters and Motor Controls
- Solenoid and Relay Drivers
- Deflection Circuits

#### Specification Features —

- High Temperature Performance Specified for:  
Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents



#### \*MAXIMUM RATINGS

Rating	Symbol	2N6546	2N6547	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	300	400	Vdc
Collector-Emitter Voltage	$V_{CEX(sus)}$	350	450	Vdc
Collector-Emitter Voltage	$V_{CEV}$	650	850	Vdc
Emitter Base Voltage	$V_{EB}$	9.0		Vdc
Collector Current — Continuous	$I_C$	15		Adc
Collector Current — Peak (1)	$I_{CM}$	30		Adc
Base Current — Continuous	$I_B$	10		Adc
Base Current — Peak (1)	$I_{BM}$	20		Adc
Emitter Current — Continuous	$I_E$	25		Adc
Emitter Current — Peak (1)	$I_{EM}$	50		Adc
Total Power Dissipation @ $T_C = 25^{\circ}C$	$P_D$	175		Watts
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^{\circ}C$
Derate above $25^{\circ}C$		100		$W/^{\circ}C$
		1.0		

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^{\circ}C/W$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	$^{\circ}C$

\*Indicates JEDEC Registered Data


(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle  $\leq 10\%$ .

### 15 AMPERE NPN SILICON POWER TRANSISTORS

300 and 400 VOLTS  
175 WATTS

#### Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



STYLE 1  
PIN 1 BASE  
2 EMITTER  
CASE COLLECTOR

#### NOTES

1. DIMENSIONS Q AND V ARE DATUMS
2. [T] IS SEATING PLANE AND DATUM
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE G

FOR LEADS

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

DIM	MIN	MAX	MIN	MAX
A	38.37	1.500		
B	21.08	0.830		
C	6.35	0.250	0.300	
D	0.97	0.038	0.043	
E	1.40	0.055	0.010	
F	30.15	1.187	0.850	
G	10.32	0.410	0.850	
H	5.48	0.215	0.850	
J	16.89	0.665	0.850	
K	11.18	0.440	0.485	
Q	3.81	0.150	0.165	
R	26.87	1.050		
U	4.83	0.190	0.210	
V	3.81	0.150	0.165	

CASE 1-05  
TO-204AA

\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	2N6546 2N6547 $V_{CEO(sus)}$	300 400	—	Vdc	
Collector-Emitter Sustaining Voltage ( $I_C = 8.0\text{ A}$ , $V_{clamp} = \text{Rated } V_{CEX}$ , $T_C = 100^\circ\text{C}$ )	2N6546 2N6547 $V_{CEX(sus)}$	350 450	—	Vdc	
( $I_C = 15\text{ A}$ , $V_{clamp} = \text{Rated } V_{CEO} - 100\text{ V}$ , $T_C = 100^\circ\text{C}$ )	2N6546 2N6547	200 300	—		
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	— —	1.0 4.0	mAdc	
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEV}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	5.0	mAdc	
Emitter Cutoff Current ( $V_{EB} = 9.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mAdc	
SECOND BREAKDOWN					
Second Breakdown Collector Current with base forward biased $t = 1.0\text{ s}$ (non-repetitive) ( $V_{CE} = 100\text{ Vdc}$ )	$I_{S/b}$	0.2	—	A	
ON CHARACTERISTICS (1)					
DC Current Gain ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 2.0\text{ Vdc}$ ) ( $I_C = 10\text{ Adc}$ , $V_{CE} = 2.0\text{ Vdc}$ )	$h_{FE}$	12 6.0	60 30	—	
Collector-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ ) ( $I_C = 15\text{ Adc}$ , $I_B = 3.0\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	1.5 5.0 2.5	Vdc	
Base-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	1.6 1.6	Vdc	
DYNAMIC CHARACTERISTICS					
Current-Gain – Bandwidth Product ( $I_C = 500\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ , $f_{test} = 1.0\text{ MHz}$ )	$f_T$	6.0	28	MHz	
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ MHz}$ )	$C_{ob}$	125	500	pF	
SWITCHING CHARACTERISTICS					
Resistive Load					
Delay Time	$(V_{CC} = 250\text{ V}$ , $I_C = 10\text{ A}$ , $I_{B1} = I_{B2} = 2.0\text{ A}$ , $t_p = 100\ \mu\text{s}$ , Duty Cycle $\leq 2.0\%$ )	$t_d$	—	0.05	$\mu\text{s}$
Rise Time		$t_r$	—	1.0	$\mu\text{s}$
Storage Time		$t_s$	—	4.0	$\mu\text{s}$
Fall Time		$t_f$	—	0.7	$\mu\text{s}$
Inductive Load, Clamped					
Storage Time	$(I_C = 10\text{ A(pk)}$ , $V_{clamp} = \text{Rated } V_{CEX}$ , $I_{B1} = 2.0\text{ A}$ , $V_{BE(off)} = 5.0\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$t_s$	—	5.0	$\mu\text{s}$
Fall Time		$t_f$	—	1.5	$\mu\text{s}$
Typical					
Storage Time	$(I_C = 10\text{ A(pk)}$ , $V_{clamp} = \text{Rated } V_{CEX}$ , $I_{B1} = 2.0\text{ A}$ , $V_{BE(off)} = 5.0\text{ Vdc}$ , $T_C = 25^\circ\text{C}$ )	$t_s$	2.0	$\mu\text{s}$	
Fall Time		$t_f$	0.09	$\mu\text{s}$	

\*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle = 2%.

## TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — "ON" VOLTAGE




FIGURE 4 — TEMPERATURE COEFFICIENTS




FIGURE 5 — TURN-ON TIME





FIGURE 6 — TURN-OFF TIME





## FIGURE 7 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 9 – POWER DERATING




FIGURE 10 – THERMAL RESPONSE





FIGURE 8 – REVERSE BIAS SAFE  
OPERATING AREA



The data of Figure 7 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(\text{pk})$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 7 may be found at any case temperature by using the appropriate curve on Figure 9.

TJ(pk) may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



# MOTOROLA

# 2N6548 2N6549

# 1.3


## NPN SILICON DARLINGTON AMPLIFIER TRANSISTORS

... designed for amplifier and driver applications where high gain is an essential requirement, low power lamp and relay drivers and power drivers for high-current applications such as voltage regulators.

- High DC Current Gain –  
 $h_{FE} = 25,000 \text{ (Min) @ } I_C = 200 \text{ mAdc} - 2N6548$   
 $= 15,000 \text{ (Min) @ } I_C = 500 \text{ mAdc} - 2N6549$
- Collector-Emitter Breakdown Voltage –  
 $BV_{CES} = 40 \text{ Vdc (Min) @ } I_C = 100 \mu\text{Adc}$
- Low Collector-Emitter Saturation Voltage –  
 $V_{CE(sat)} = 1.5 \text{ Vdc (Max) @ } I_C = 1.0 \text{ Adc}$
- Duowatt Package –  
 2 Watts Free Air Dissipation @  $T_A = 25^\circ\text{C}$

## DUOWATT

## NPN SILICON DARLINGTON AMPLIFIER TRANSISTORS



## MAXIMUM RATINGS


Rating	Symbol	Value	Unit
*Collector-Emitter Voltage	$V_{CEO}$	40	Vdc
Collector-Emitter Voltage	$V_{CES}$	40	Vdc
*Collector-Base Voltage	$V_{CBO}$	50	Vdc
*Emitter-Base Voltage	$V_{EBO}$	12	Vdc
*Collector Current – Continuous	$I_C$	2.0	Adc
*Base Current – Continuous	$I_B$	100	mAdc
*Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	2.0 16	Watts mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	10 80	Watts mW/ $^\circ\text{C}$
*Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$
*Solder Temperature, 1/16" from Case for 10 Seconds	—	260	$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data.

STYLE 1:  
PIN 1. EMITTER  
2. BASE  
3. COLLECTOR  
4. COLLECTOR



DIM	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.19	4.44	0.165	0.175
D	0.61	0.71	0.024	0.028
F	3.68	3.94	0.145	0.155
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
K	0.48	0.66	0.019	0.026
J	12.70	—	0.500	—
L	1.78	2.03	0.070	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	2.41	2.67	0.095	0.105
T	13.21	13.97	0.520	0.550

CASE 306-04  
TO-202AC

\*ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted.)


Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Breakdown Voltage(1) ( $I_C = 100\ \mu\text{A}$ , $V_{BE} = 0$ )	$BV_{CES}$	40	—	Vdc
Collector-Base Breakdown Voltage ( $I_C = 100\ \mu\text{A}$ , $I_E = 0$ )	$BV_{CBO}$	50	—	Vdc
Emitter-Base Breakdown Voltage ( $I_E = 10\ \mu\text{A}$ , $I_C = 0$ )	$BV_{EBO}$	12	—	Vdc
Collector Cutoff Current ( $V_{CB} = 30\ \text{Vdc}$ , $I_E = 0$ )	$I_{CBO}$	—	100	nAdc
Emitter Cutoff Current ( $V_{EB} = 10\ \text{Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	100	nAdc
<b>ON CHARACTERISTICS(1)</b>				
DC Current Gain ( $I_C = 200\ \text{mA}$ , $V_{CE} = 5.0\ \text{Vdc}$ ) ( $I_C = 500\ \text{mA}$ , $V_{CE} = 5.0\ \text{Vdc}$ ) ( $I_C = 1.0\ \text{A}$ , $V_{CE} = 5.0\ \text{Vdc}$ )	$h_{FE}$	25,000 15,000 15,000 10,000 5,000 3,000	150,000 150,000 — — — —	—
Collector-Emitter Saturation Voltage ( $I_C = 1.0\ \text{A}$ , $I_B = 2.0\ \text{mA}$ ) ( $I_C = 2.0\ \text{A}$ , $I_B = 4.0\ \text{mA}$ )	$V_{CE(sat)}$	— —	1.5 2.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 1.0\ \text{A}$ , $I_B = 2.0\ \text{mA}$ )	$V_{BE(sat)}$	—	2.0	Vdc
Base-Emitter On Voltage ( $I_C = 1.0\ \text{A}$ , $V_{CE} = 5.0\ \text{Vdc}$ )	$V_{BE(on)}$	—	2.0	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
High Frequency Current Gain ( $I_C = 200\ \text{mA}$ , $V_{CE} = 5.0\ \text{Vdc}$ , $f = 100\ \text{MHz}$ )	$ h_{fe} $	1.0	—	—
Output Capacitance ( $V_{CB} = 10\ \text{Vdc}$ , $I_E = 0$ , $f = 1.0\ \text{MHz}$ )	$C_{ob}$	—	7.0	pF
Small-Signal Current Gain ( $I_C = 50\ \text{mA}$ , $V_{CE} = 5.0\ \text{Vdc}$ , $f = 1.0\ \text{kHz}$ )	$h_{fe}$	20,000 15,000	— —	—

\* Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ 

## TYPICAL CHARACTERISTICS

FIGURE 1 — ACTIVE-REGION SAFE-OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 150^\circ\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## TYPICAL CHARACTERISTICS (continued)

1.3

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – "ON" VOLTAGES




FIGURE 4 – COLLECTOR SATURATION REGION




FIGURE 5 – TEMPERATURE COEFFICIENT





FIGURE 6 – THERMAL RESPONSE



2N6551  
2N6552  
2N6553



MOTOROLA

1.3


# NPN SILICON ANNULAR AMPLIFIER TRANSISTORS

... designed for general-purpose, medium-voltage, medium power amplifier and driver applications; series, shunt and switching regulators, and low and high frequency inverters and converters.

- High Collector-Emitter Breakdown Voltage —  $V_{CE0} = 100 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc} - 2N6553$
- Duowatt Package — 2 Watts Free Air Dissipation @  $T_A = 25^\circ\text{C}$
- Complements to PNP 2N6554/5/6

## DUOWATT

# NPN SILICON AMPLIFIER TRANSISTORS



## MAXIMUM RATINGS


Rating	Symbol	2N6551	2N6552	2N6553	Unit
*Collector-Emitter Voltage	$V_{CE0}$	60	80	100	Vdc
*Collector-Base Voltage	$V_{CB0}$	60	80	100	Vdc
*Emitter-Base Voltage	$V_{EB0}$	$\longleftrightarrow 5.0 \longleftrightarrow$			Vdc
*Collector Current — Continuous	$I_C$	$\longleftrightarrow 1.0 \longleftrightarrow$			Adc
— Peak (1)		$\longleftrightarrow 2.0 \longleftrightarrow$			
*Base Current	$I_B$	$\longleftrightarrow 100 \longleftrightarrow$			mAdc
*Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	$\longleftrightarrow 2.0 \longleftrightarrow$			Watts
Derate above $25^\circ\text{C}$		$\longleftrightarrow 16 \longleftrightarrow$			mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	$\longleftrightarrow 10 \longleftrightarrow$			Watts
Derate above $25^\circ\text{C}$		$\longleftrightarrow 80 \longleftrightarrow$			mW/ $^\circ\text{C}$
*Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	$\longleftrightarrow -55 \text{ to } +150 \longleftrightarrow$			$^\circ\text{C}$
*Solder Temperature, 1/16" from Case for 10 Seconds	—	$\longleftrightarrow 260 \longleftrightarrow$			$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data.

(1)  $< 10 \text{ ms, } < 50\% \text{ Duty Cycle}$



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

CASE 306-04  
TO-202AC

\*ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Breakdown Voltage ( $I_C = 1.0\text{ mA}$ , $I_E = 0$ )	$BV_{CEO}$	60 80 100	— — —	Vdc
Collector-Base Breakdown Voltage ( $I_C = 100\text{ }\mu\text{A}$ , $I_E = 0$ )	$BV_{CBO}$	60 80 100	— — —	Vdc
Emitter-Base Breakdown Voltage ( $I_E = 100\text{ }\mu\text{A}$ , $I_C = 0$ )	$BV_{EBO}$	5.0	—	Vdc
Collector Cutoff Current ( $V_{CB} = 40\text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	—	100	nAdc
( $V_{CB} = 60\text{ Vdc}$ , $I_E = 0$ )		—	100	
( $V_{CB} = 80\text{ Vdc}$ , $I_E = 0$ )		—	100	
Emitter Cutoff Current ( $V_{EB} = 4.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	100	nAdc
<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 10\text{ mA}$ , $V_{CE} = 1.0\text{ Vdc}$ )	$h_{FE}$	60	—	
( $I_C = 50\text{ mA}$ , $V_{CE} = 1.0\text{ Vdc}$ )		80	300	
( $I_C = 250\text{ mA}$ , $V_{CE} = 1.0\text{ Vdc}$ )		60	—	
( $I_C = 500\text{ mA}$ , $V_{CE} = 1.0\text{ Vdc}$ )		25	—	
Collector-Emitter Saturation Voltage ( $I_C = 250\text{ mA}$ , $I_B = 10\text{ mA}$ )	$V_{CE(sat)}$	—	0.5	Vdc
( $I_C = 1.0\text{ A}$ , $I_B = 100\text{ mA}$ )		—	1.0	
Base-Emitter On Voltage ( $I_C = 250\text{ mA}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$V_{BE(on)}$	—	1.2	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain – Bandwidth Product ( $I_C = 100\text{ mA}$ , $V_{CE} = 5.0\text{ Vdc}$ , $f = 20\text{ MHz}$ )	$f_T$	75	375	MHz
Collector-Base Capacitance ( $V_{CB} = 20\text{ Vdc}$ , $I_E = 0$ , $f = 1.0\text{ MHz}$ )	$C_{cb}$	—	18	pF

\* Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width  $< 300\text{ }\mu\text{s}$ , Duty Cycle  $< 2.0\%$ 

## TYPICAL CHARACTERISTICS

FIGURE 1 – CURRENT-GAIN – BANDWIDTH PRODUCT





FIGURE 2 – CAPACITANCES





## TYPICAL CHARACTERISTICS (continued)

FIGURE 3 — DC CURRENT GAIN




FIGURE 4 — "ON" VOLTAGE




FIGURE 5 — COLLECTOR SATURATION REGION




FIGURE 6 — TEMPERATURE COEFFICIENTS




FIGURE 7 — COLLECTOR CHARACTERISTICS





FIGURE 8 — COLLECTOR CUTOFF REGION



TYPICAL CHARACTERISTICS (continued)

FIGURE 9 – THERMAL RESPONSE




FIGURE 10 – ACTIVE-REGION SAFE-OPERATING AREA





FIGURE 11 – POWER DERATING



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ – $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 10 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 10 may be found at any case temperature by using the appropriate curve on Figure 11.

$T_J(pk)$  may be calculated from the data in Figure 9. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

2N6554  
2N6555  
2N6556



MOTOROLA

1.3


# PNP SILICON ANNULAR AMPLIFIER TRANSISTORS

... designed for general-purpose, medium-voltage, medium power amplifier and driver applications; series, shunt and switching regulators, and low and high frequency inverters and converters.

- High Collector-Emitter Breakdown Voltage —  $BV_{CEO} = 100 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc} - 2N6556$
- Duowatt Package — 2 Watts Free Air Dissipation @  $T_A = 25^\circ\text{C}$
- Complements to NPN 2N6551/2/3

DUOWATT

PNP SILICON  
AMPLIFIER TRANSISTORS




## MAXIMUM RATINGS

Rating	Symbol	2N6554	2N6555	2N6556	Unit
*Collector-Emitter Voltage	$V_{CEO}$	60	80	100	Vdc
*Collector-Base Voltage	$V_{CBO}$	60	80	100	Vdc
*Emitter-Base Voltage	$V_{EBO}$	5.0			Vdc
*Collector Current — Continuous	$I_C$	1.0			Adc
Peak		2.0			
*Base Current	$I_B$	100			mAdc
*Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	2.0			Watts
Derate above $25^\circ\text{C}$		16			mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	10			Watts
Derate above $25^\circ\text{C}$		80			mW/ $^\circ\text{C}$
*Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	55 to +150			$^\circ\text{C}$
*Solder Temperature, 1/16" from Case for 10 Seconds	—	260			$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data.



STYLE 1:  
PIN 1. EMITTER  
2. BASE  
3. COLLECTOR  
4. COLLECTOR

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.19	4.44	0.165	0.175
D	0.51	0.71	0.024	0.028
F	3.68	3.94	0.145	0.155
G	2.41	2.67	0.095	0.105
H	1.70	1.86	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.70	—	0.500	—
L	1.78	2.03	0.070	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	2.41	2.67	0.095	0.105
T	13.21	13.97	0.520	0.550

CASE 306-04  
TO-202AC


\*ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (I <sub>C</sub> = 1.0 mA, I <sub>B</sub> = 0)	BV <sub>CEO</sub>	60 80 100	—	V <sub>dc</sub>
Collector-Base Breakdown Voltage (I <sub>C</sub> = 100 μA, I <sub>E</sub> = 0)	BV <sub>CBO</sub>	60 80 100	—	V <sub>dc</sub>
Emitter-Base Breakdown Voltage (I <sub>E</sub> = 100 μA, I <sub>C</sub> = 0)	BV <sub>EBO</sub>	5.0	—	V <sub>dc</sub>
Collector Cutoff Current (V <sub>CB</sub> = 40 V, I <sub>E</sub> = 0) (V <sub>CB</sub> = 60 V, I <sub>E</sub> = 0) (V <sub>CB</sub> = 80 V, I <sub>E</sub> = 0)	I <sub>CBO</sub>	— — —	100 100 100	nA <sub>dc</sub>
Emitter Cutoff Current (V <sub>EB</sub> = 4.0 V, I <sub>C</sub> = 0)	I <sub>EBO</sub>	—	100	nA <sub>dc</sub>
ON CHARACTERISTICS (1)				
DC Current Gain (I <sub>C</sub> = 10 mA, V <sub>CE</sub> = 1.0 V) (I <sub>C</sub> = 50 mA, V <sub>CE</sub> = 1.0 V) (I <sub>C</sub> = 250 mA, V <sub>CE</sub> = 1.0 V) (I <sub>C</sub> = 500 mA, V <sub>CE</sub> = 1.0 V)	h <sub>FE</sub>	60 80 60 25	— 300 —	—
Collector-Emitter Saturation Voltage (I <sub>C</sub> = 250 mA, I <sub>B</sub> = 10 mA) (I <sub>C</sub> = 1.0 A, I <sub>B</sub> = 100 mA)	V <sub>CE(sat)</sub>	— —	0.5 1.0	V <sub>dc</sub>
Base-Emitter On Voltage (I <sub>C</sub> = 250 mA, V <sub>CE</sub> = 5.0 V)	V <sub>BE(on)</sub>	—	1.2	V <sub>dc</sub>
DYNAMIC CHARACTERISTICS				
Current-Gain — Bandwidth Product (I <sub>C</sub> = 100 mA, V <sub>CE</sub> = 5.0 V, f = 20 MHz)	f <sub>T</sub>	75	375	MHz
Collector-Base Capacitance (V <sub>CB</sub> = 20 V, I <sub>E</sub> = 0, f = 1.0 MHz)	C <sub>cb</sub>	—	18	pF

\* Indicates JEDEC Registered Data.  
(1) Pulse Test: Pulse Width < 300 μs, Duty Cycle < 2.0%.

TYPICAL CHARACTERISTICS

FIGURE 1 — ACTIVE-REGION SAFE-OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I<sub>C</sub>-V<sub>CE</sub> limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 1 is based on T<sub>J(pk)</sub> = 150°C; T<sub>C</sub> is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided T<sub>J(pk)</sub> ≤ 150°C. T<sub>J(pk)</sub> may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## TYPICAL CHARACTERISTICS (continued)

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – "ON" VOLTAGE




FIGURE 4 – COLLECTOR SATURATION REGION




FIGURE 5 – TEMPERATURE COEFFICIENT





FIGURE 6 – THERMAL RESPONSE





# MOTOROLA

# 2N6557 2N6558 2N6559

# 1.3


## NPN SILICON ANNULAR HIGH VOLTAGE AMPLIFIER TRANSISTORS

... designed for high-voltage TV video and chroma output circuits, high-voltage linear amplifiers, and high-voltage transistor regulators.

- High Collector-Emitter Breakdown Voltage –  
 $BV_{CEO} = 350 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc} - 2N6559$
- Low Collector-Emitter Saturation Voltage –  
 $V_{CE(sat)} = 0.6 \text{ Vdc (Max) @ } I_C = 30 \text{ mAdc}$
- Low Collector-Base Capacitance –  
 $C_{cb} = 3.0 \text{ pF (Max) @ } V_{CB} = 20 \text{ Vdc}$
- Duowatt Package –  
2 Watts Free Air Dissipation @  $T_A = 25^\circ\text{C}$

## DUOWATT

## NPN SILICON AMPLIFIER TRANSISTORS




## MAXIMUM RATINGS

Rating	Symbol	2N6557	2N6558	2N6559	Unit
*Collector-Emitter Voltage	$V_{CEO}$	250	300	350	Vdc
*Collector-Base Voltage	$V_{CBO}$	250	300	350	Vdc
*Emitter-Base Voltage	$V_{EBO}$	6.0			Vdc
*Collector Current – Continuous	$I_C$	0.5			Adc
Peak		0.7			
*Base Current	$I_B$	250			mAdc
*Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	2.0			Watts
Derate above $25^\circ\text{C}$		16			mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	10			Watts
Derate above $25^\circ\text{C}$		80			mW/ $^\circ\text{C}$
*Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150			$^\circ\text{C}$
*Solder Temperature, 1/16" from Case for 10 Seconds	–	260			$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data.



STYLE 1  
PIN  
1. EMITTER  
2. BASE  
3. COLLECTOR  
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.19	4.44	0.165	0.175
D	0.61	0.71	0.024	0.028
F	3.68	3.94	0.145	0.155
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.70	–	0.500	–
L	1.78	2.03	0.070	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	2.41	2.67	0.095	0.105
T	13.21	13.97	0.520	0.550

CASE 306-04  
TO-202AC



\*ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted.)


Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Breakdown Voltage ( $I_C = 1.0\text{ mAdc}$ , $I_E = 0$ )	$BV_{CEO}$	250 300 350	— — —	Vdc
Collector-Base Breakdown Voltage ( $I_C = 100\text{ }\mu\text{Adc}$ , $I_E = 0$ )	$BV_{CBO}$	250 300 350	— — —	Vdc
Emitter-Base Breakdown Voltage ( $I_E = 100\text{ }\mu\text{Adc}$ , $I_C = 0$ )	$BV_{EBO}$	6.0	—	Vdc
Collector Cutoff Current ( $V_{CB} = 150\text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	—	0.2	$\mu\text{Adc}$
( $V_{CB} = 200\text{ Vdc}$ , $I_E = 0$ )		—	0.2	
( $V_{CB} = 250\text{ Vdc}$ , $I_E = 0$ )		—	0.2	
Emitter Cutoff Current ( $V_{BE} = 5.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	0.1	$\mu\text{Adc}$
<b>ON CHARACTERISTICS(1)</b>				
DC Current Gain ( $I_C = 1.0\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ )	$h_{FE}$	25 40	— 180	—
( $I_C = 30\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ )				
Collector-Emitter Saturation Voltage ( $I_C = 30\text{ mAdc}$ , $I_E = 3.0\text{ mAdc}$ )	$V_{CE(sat)}$	—	0.6 1.5	Vdc
( $I_C = 50\text{ mAdc}$ , $I_E = 5.0\text{ mAdc}$ )				
Base-Emitter On Voltage ( $I_C = 30\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ )	$V_{BE(on)}$	—	0.85	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain — Bandwidth Product ( $I_C = 10\text{ mAdc}$ , $V_{CE} = 20\text{ Vdc}$ , $f = 20\text{ MHz}$ )	$f_T$	45	200	MHz
Collector-Base Capacitance ( $V_{CB} = 20\text{ Vdc}$ , $I_E = 0$ , $f = 1.0\text{ MHz}$ )	$C_{cb}$	—	3.0	pF

\* Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

## TYPICAL CHARACTERISTICS

FIGURE 1 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 150^\circ\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## TYPICAL CHARACTERISTICS (continued)

FIGURE 2 — DC CURRENT GAIN




FIGURE 3 — "ON" VOLTAGES




FIGURE 4 — COLLECTOR SATURATION REGION




FIGURE 5 — TEMPERATURE COEFFICIENTS





FIGURE 6 — THERMAL RESPONSE





### NPN SILICON POWER TRANSISTOR

The 2N6569 is a general-purpose, EPIBASE power transistor designed for low voltage amplifier and power switching applications.

- Low Cost
- Safe Operating Area — Full Power Rating to 40 V
- EPIBASE Performance in Gain and Speed
- Metal Can Reliability — TO-3 Package
- All-Purpose Replacement for Industry Standard 2N3055

### 12 AMPERE POWER TRANSISTOR NPN SILICON

40 VOLTS  
100 WATTS




#### \*MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	40	Vdc
Collector-Base Voltage	$V_{CBO}$	45	Vdc
Emitter-Base Voltage	$V_{EBO}$	5.0	Vdc
Collector Current — Continuous	$I_C$	12	Adc
— Peak		24	
Base Current — Continuous	$I_B$	5.0	Adc
— Peak		10	
Emitter Current — Continuous	$I_E$	17	Adc
— Peak		34	
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	$P_D$	100 0.572	Watts W/ $^\circ C$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200	$^\circ C$

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.75	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1/16" from Case to 10s.	$T_L$	265	$^\circ C$



NOTE:  
1. DIM "Q" IS DIA.

STYLE 1:  
PIN 1: BASE  
2: EMITTER  
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
L	3.84	4.09	0.151	0.161
M	—	26.67	—	1.050

Collector connected to case.  
CASE 11-01  
(TO-3)

**\*ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage ( $I_C = 200\text{ mAdc}$ , $I_B = 0$ )	$V_{CE(sus)}$	40	—	Vdc
Collector Cutoff Current ( $V_{CE} = 45\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 45\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	—	1.0 10	mAdc
Emitter Cutoff Current ( $V_{EB} = 5.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	5.0	mAdc
<b>SECOND BREAKDOWN</b>				
Second Breakdown Collector Current with Base Forward Biased ( $V_{CE} = 40\text{ Vdc}$ , $t = 1.0\text{ s}$ (non-repetitive))	$I_{S/b}$	2.5	—	Adc
<b>ON CHARACTERISTICS</b>				
DC Current Gain ( $I_C = 4.0\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ ) ( $I_C = 12\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$h_{FE}$	15 5.0	200 100	—
Collector-Emitter Saturation Voltage ( $I_C = 4.0\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ ) ( $I_C = 12\text{ Adc}$ , $I_B = 2.4\text{ Adc}$ )	$V_{CE(sat)}$	—	1.5 4.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 4.0\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ )	$V_{BE(sat)}$	—	2.0	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain — Bandwidth Product ( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ , $f_{test} = 0.5\text{ MHz}$ )	$f_T$	1.5	15	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ MHz}$ )	$C_{ob}$	75	750	pF
<b>SWITCHING CHARACTERISTICS</b>				
<b>RESISTIVE LOAD</b>				
Delay Time	( $V_{CC} = 30\text{ Vdc}$ , $I_C = 2.0\text{ Adc}$ , $I_{B1} = 0.2\text{ Adc}$ , $t_p = 25\text{ }\mu\text{s}$ , Duty Cycle $\leq 1.0\%$ )	$t_d$	—	0.4 $\mu\text{s}$
Rise Time		$t_r$	—	1.5 $\mu\text{s}$
Storage Time	( $V_{CC} = 30\text{ Vdc}$ , $I_C = 2.0\text{ Adc}$ , $I_{B1} = I_{B2} = 0.2\text{ Adc}$ , $t_p = 25\text{ }\mu\text{s}$ , Duty Cycle $\leq 1.0\%$ )	$t_s$	—	5.0 $\mu\text{s}$
Fall Time		$t_f$	—	1.5 $\mu\text{s}$

\*Indicates JEDEC Registered Data.

FIGURE 1 — SWITCHING TIMES TEST CIRCUIT




FIGURE 2 – THERMAL RESPONSE





FIGURE 3 – SAFE OPERATING AREA



Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor being observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. This transistor is thermally limited over its entire operation area. Figure 4 may be used to derate the curves shown or an effective  $R_{\theta JC}(t)$  may be computed from Figure 2 for pulsed operation.

FIGURE 4 – POWER DERATING




FIGURE 5 – DC CURRENT GAIN




FIGURE 6 – COLLECTOR SATURATION REGION




FIGURE 7 – "ON" VOLTAGES





FIGURE 8 – COLLECTOR CUT-OFF REGION





2N6576  
2N6577  
2N6578



MOTOROLA

1.3

# NPN SILICON POWER DARLINGTON TRANSISTORS


General-purpose EpiBase power darlington transistors, suitable for linear and switching applications.

- Replacement for 2N3055 and Driver
- High Gain Darlington Performance
- Built-In Diode Protection for Reverse Polarity Protection
- Can Be Driven from Low-Level Logic
- Popular Voltage Range
- Operating Range — -65 to +200°C

## 15 AMPERE POWER TRANSISTORS

### NPN SILICON DARLINGTON

60, 90, 120 VOLTS  
120 WATTS



#### \*MAXIMUM RATINGS


Rating	Symbol	2N6576	2N6577	2N6578	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	60	90	120	Vdc
Collector-Base Voltage	$V_{CB}$	60	90	120	Vdc
Emitter-Base Voltage	$V_{EB}$	7.0			Vdc
Collector Current — Continuous	$I_C$	15			Adc
— Peak		30			
Base Current — Continuous	$I_B$	0.25			Adc
— Peak		0.50			
Emitter Current — Continuous	$I_E$	15.25			Adc
— Peak		30.5			
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	120			Watts
		0.685			W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200			°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.46	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/16" from Case for 10s.	$T_L$	265	°C


\*Indicates JEDEC Registered Data

#### DARLINGTON SCHEMATIC



STYLE 1:

PN 1: BASE  
2: EMITTER  
CASE: COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	22.23	—	0.875
C	6.35	11.43	0.250	0.450
D	0.97	1.09	0.038	0.043
E	—	3.43	—	0.135
F	29.50	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

CASE 11-03  
TO-3

**\*ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage(1) ( $I_C = 200\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	60 90 120	— — —	Vdc
Collector Cutoff Current ( $V_{CE} = \text{Rated Value}$ )	$I_{CEO}$	—	1.0	mA
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CE(sus)}$ Value, $R_{BE} = 10\text{ k}\Omega$ , $T_C = 150^\circ\text{C}$ )	$I_{CER}$	—	5.0	mA
Collector Cutoff Current $V_{CEX} = \text{Rated } V_{CE(sus)}$ Value, $V_{BE(off)} = 1.5\text{ Vdc}$	$I_{CEV}$	—	5.0	mA
Collector Cutoff Current ( $V_{CB} = \text{Rated Value}$ )	$I_{CBO}$	—	0.5	mA

**ON CHARACTERISTICS**

DC Current Gain ( $I_C = 15\text{ A}$ , $V_{CE} = 4.0\text{ Vdc}$ ) ( $I_C = 10\text{ A}$ , $V_{CE} = 3.0\text{ Vdc}$ ) ( $I_C = 4.0\text{ A}$ , $V_{CE} = 3.0\text{ Vdc}$ ) ( $I_C = 0.4\text{ A}$ , $V_{CE} = 3.0\text{ Vdc}$ )	$h_{FE}$	100 500 2000 200	— 5,000 20,000 —	—
Collector-Emitter Saturation Voltage ( $I_C = 15\text{ A}$ , $I_B = 0.15\text{ A}$ ) ( $I_C = 10\text{ A}$ , $I_B = 0.1\text{ A}$ )	$V_{CE(sat)}$	— —	4.0 2.8	Vdc
Base-Emitter Saturation Voltage ( $I_C = 15\text{ A}$ , $I_B = 0.15\text{ A}$ ) ( $I_C = 10\text{ A}$ , $I_B = 0.1\text{ A}$ )	$V_{BE(sat)}$	— —	4.5 3.5	Vdc
Collector-Emitter Diode Voltage Drop ( $I_E = 15\text{ A}$ )	$V_F$	—	4.5	Vdc


**DYNAMIC CHARACTERISTICS**

Magnitude of Common-Emitter Small-Signal Short-Circuit Current Transfer Ratio ( $I_C = 3.0\text{ A}$ , $V_{CE} = 3.0\text{ Vdc}$ , $f = 1.0\text{ MHz}$ )	$ h_{fe} $	10	200	—
--	------------	----	-----	---

**SWITCHING CHARACTERISTICS****RESISTIVE LOAD (Figure 2)**

Delay Time ( $V_{CC} = 30\text{ Vdc}$ , $I_C = 10\text{ A}$ , $I_{B1} = 0.1\text{ A}$ , $t_p = 300\text{ }\mu\text{s}$ , Duty Cycle $\leq 2.0\%$ )	$t_d$	—	0.15	$\mu\text{s}$
Rise Time ( $V_{CC} = 30\text{ Vdc}$ , $I_C = 10\text{ A}$ , $I_{B1} = 0.1\text{ A}$ , $t_p = 300\text{ }\mu\text{s}$ , Duty Cycle $\leq 2.0\%$ )	$t_r$	—	1.0	$\mu\text{s}$
Storage Time ( $V_{CC} = 30\text{ Vdc}$ , $I_C = 10\text{ A}$ , $I_{B1} = I_{B2} = 0.1\text{ A}$ , $t_p = 300\text{ }\mu\text{s}$ , Duty Cycle $\leq 2.0\%$ )	$t_s$	—	2.0	$\mu\text{s}$
Fall Time ( $V_{CC} = 30\text{ Vdc}$ , $I_C = 10\text{ A}$ , $I_{B1} = I_{B2} = 0.1\text{ A}$ , $t_p = 300\text{ }\mu\text{s}$ , Duty Cycle $\leq 2.0\%$ )	$t_f$	—	7.0	$\mu\text{s}$

\*Indicates JEDEC Registered Data

(1) Pulse test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .**FIGURE 1 — RATED FORWARD BIASED  
SAFE-OPERATING AREA**

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(p_k)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10%.

$T_J(p_k)$  may be calculated from the data in Figure 6. At high case temperatures thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

1.3

FIGURE 2 — DC CURRENT GAIN




FIGURE 3 — COLLECTOR-SATURATION REGION




FIGURE 4 — COLLECTOR SATURATION VOLTAGE




FIGURE 5 — BASE-EMITTER VOLTAGE





FIGURE 6 — THERMAL RESPONSE





# MOTOROLA

# 2N6591 2N6592 2N6593

# 1.3


## NPN SILICON ANNULAR HIGH VOLTAGE AMPLIFIER TRANSISTORS

... designed for horizontal drive applications, high-voltage linear amplifiers, and high-voltage transistor regulators.

- High Collector-Emitter Breakdown Voltage –  
 $BV_{CEO} = 250 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc} - 2N6593$
- Low Collector-Emitter Saturation Voltage –  
 $V_{CE(sat)} \approx 1.5 \text{ Vdc (Max) @ } I_C = 200 \text{ mAdc}$
- Duowatt Package –  
2 Watts Free Air Dissipation @  $T_A = 25^\circ\text{C}$

## DUOWATT

## NPN SILICON AMPLIFIER TRANSISTORS



## MAXIMUM RATINGS


Rating	Symbol	2N6591	2N6592	2N6593	Unit
* Collector-Emitter Voltage	$V_{CEO}$	150	200	250	Vdc
* Collector-Base Voltage	$V_{CBO}$	150	200	250	Vdc
* Emitter-Base Voltage	$V_{EBO}$	5.0			Vdc
* Collector Current – Continuous	$I_C$	0.5			Adc
Peak (1)		1.0			
* Base Current	$I_B$	100			mAdc
* Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	2.0			Watts
Derate above $25^\circ\text{C}$		16			mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	10			Watts
Derate above $25^\circ\text{C}$		80			mW/ $^\circ\text{C}$
* Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150			$^\circ\text{C}$
* Solder Temperature, 1/16" from Case for 10 Seconds	–	260			$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$

\* Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width  $\leq 1.0 \text{ ms}$ , Duty Cycle  $\leq 50\%$ .



STYLE 1:  
PIN 1. EMITTER  
2. BASE  
3. COLLECTOR  
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

CASE 306-04  
TO-202AC

\*ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Breakdown Voltage ( $I_C = 1.0 \text{ mA}$ , $I_B = 0$ )	$BV_{CEO}$	150	—	Vdc
2N6591		200	—	
2N6593		250	—	
Collector-Base Breakdown Voltage ( $I_C = 100 \mu\text{A}$ , $I_E = 0$ )	$BV_{CBO}$	150	—	Vdc
2N6591		200	—	
2N6593		250	—	
Emitter-Base Breakdown Voltage ( $I_E = 100 \mu\text{A}$ , $I_C = 0$ )	$BV_{EBO}$	5.0	—	Vdc
Collector Cutoff Current ( $V_{CB} = 100 \text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	—	0.2	$\mu\text{A}$
( $V_{CB} = 150 \text{ Vdc}$ , $I_E = 0$ )		—	0.2	
( $V_{CB} = 200 \text{ Vdc}$ , $I_E = 0$ )		—	0.2	
Emitter Cutoff Current ( $V_{EB} = 5.0 \text{ Vdc}$ , $I_C \approx 0$ )	$I_{EBO}$	—	0.1	$\mu\text{A}$
<b>ON CHARACTERISTICS(1)</b>				
DC Current Gain ( $I_C = 10 \text{ mA}$ , $V_{CE} = 10 \text{ Vdc}$ )	$h_{FE}$	40	250	—
2N6591		30	250	
2N6593		30	250	
( $I_C = 100 \text{ mA}$ , $V_{CE} = 10 \text{ Vdc}$ )		40	200	
2N6591		40	200	
2N6593		30	200	
Collector-Emitter Saturation Voltage ( $I_C = 200 \text{ mA}$ , $I_B = 20 \text{ mA}$ )	$V_{CE(sat)}$	—	0.8	Vdc
Base-Emitter On Voltage ( $I_C = 100 \text{ mA}$ , $V_{CE} = 10 \text{ Vdc}$ )	$V_{BE(on)}$	—	1.0	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain – Bandwidth Product ( $I_C = 50 \text{ mA}$ , $V_{CE} = 20 \text{ Vdc}$ , $f = 20 \text{ MHz}$ )	$f_T$	35	300	MHz
Collector-Base Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 1.0 \text{ MHz}$ )	$C_{cb}$	—	12	pF

\* Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

## TYPICAL CHARACTERISTICS

FIGURE 1 – CURRENT-GAIN – BANDWIDTH PRODUCT





FIGURE 2 – CAPACITANCE



## TYPICAL CHARACTERISTICS (Continued)

FIGURE 3 - DC CURRENT GAIN




FIGURE 4 - "ON" VOLTAGE




FIGURE 5 - COLLECTOR SATURATION REGION




FIGURE 6 - TEMPERATURE COEFFICIENTS




FIGURE 7 - COLLECTOR CHARACTERISTICS





FIGURE 8 - COLLECTOR CUTOFF REGION





## TYPICAL CHARACTERISTICS (Continued)

FIGURE 9 – THERMAL RESPONSE





FIGURE 10 – ACTIVE REGION SAFE-OPERATING AREA




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 10 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 10 may be found at any case temperature by using the appropriate curve on Figure 11.

$T_J(pk)$  may be calculated from the data in Figure 9. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 11 – POWER DERATING




**MOTOROLA**

# PNP SILICON POWER TRANSISTOR

The 2N6594 is a general-purpose, EPI-BASE power transistor designed for low voltage amplifier and power switching applications. It is a complement to the NPN 2N6569.

- Safe Operating Area — Full Power Rating to 40 V
- EPI-BASE Performance in Gain and Speed
- Lower Voltage, Economical Complement to the 2N3055

**12 AMPERE  
POWER TRANSISTOR  
PNP SILICON  
40 VOLTS  
100 WATTS**




## \*MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	40	Vdc
Collector-Base Voltage	$V_{CBO}$	45	Vdc
Emitter-Base Voltage	$V_{EBO}$	5	Vdc
Collector Current — Continuous	$I_C$	12	Adc
— Peak		24	
Base Current — Continuous	$I_B$	5	Adc
— Peak		10	
Emitter Current — Continuous	$I_E$	17	Adc
— Peak		34	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	100	Watts
Derate, above $25^\circ\text{C}$		0.572	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200	$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.75	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering	$T_L$	265	$^\circ\text{C}$
Purposes: 1/16" from Case for 10 seconds			



STYLE 1:

PIN 1. BASE  
2. EMITTER  
CASE: COLLECTOR

NOTE:  
1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.  
CASE 11-01  
(TO-3)

\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 200\text{ mAdc}$ , $I_B = 0$ )	$V_{CE(sus)}$	40	—	Vdc
Collector Cutoff Current ( $V_{CEV} = 45\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = 45\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	— —	1 10	mA dc
Emitter Cutoff Current ( $V_{EB} = 5\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	5	mA dc
<b>SECOND BREAKDOWN</b>				
Second Breakdown Collector Current with Base Forward Biased ( $V_{CE} = 40\text{ Vdc}$ , $t = 1\text{ s}$ (non-repetitive))	$I_{S/b}$	2.5	—	A dc
<b>ON CHARACTERISTICS</b>				
DC Current Gain ( $I_C = 4\text{ A dc}$ , $V_{CE} = 3\text{ Vdc}$ ) ( $I_C = 12\text{ A dc}$ , $V_{CE} = 4\text{ Vdc}$ )	$h_{FE}$	15 5	200 100	—
Collector-Emitter Saturation Voltage ( $I_C = 4\text{ A dc}$ , $I_B = 0.4\text{ A dc}$ ) ( $I_C = 12\text{ A dc}$ , $I_B = 2.4\text{ A dc}$ )	$V_{CE(sat)}$	— —	1.5 4	Vdc
Base-Emitter Saturation Voltage ( $I_C = 4\text{ A dc}$ , $I_B = 0.4\text{ A dc}$ )	$V_{BE(sat)}$	—	2	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain — Bandwidth Product ( $I_C = 1\text{ A dc}$ , $V_{CE} = 4\text{ Vdc}$ , $f_{test} = 0.5\text{ MHz}$ )	$f_T$	2.5	25	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1\text{ MHz}$ )	$C_{ob}$	100	1000	pF
<b>SWITCHING CHARACTERISTICS</b>				
<b>RESISTIVE LOAD</b>				
Delay Time	( $V_{CC} = 30\text{ Vdc}$ , $I_C = 2\text{ A dc}$ , $I_{B1} = 0.2\text{ A dc}$ , $t_P = 25\text{ }\mu\text{s}$ , Duty Cycle $\leq 1\%$ )	$t_d$	—	0.4 $\mu\text{s}$
Rise Time		$t_r$	—	1.5 $\mu\text{s}$
Storage Time	( $V_{CC} = 30\text{ Vdc}$ , $I_C = 2\text{ A dc}$ , $I_{B1} = I_{B2} = 0.2\text{ A dc}$ , $t_P = 25\text{ }\mu\text{s}$ , Duty Cycle $\leq 1\%$ )	$t_s$	—	5 $\mu\text{s}$
Fall Time		$t_f$	—	1.5 $\mu\text{s}$

\*Indicates JEDEC Registered Data.

(1) Pulse Test,  $PW = 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

FIGURE 1 — SWITCHING TIMES TEST CIRCUIT




FIGURE 2 – THERMAL RESPONSE





FIGURE 3 – SAFE OPERATING AREA



Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor being observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. Figure 4 may be used to derate the curves shown or an effective  $R_{\theta JC}(t)$  may be computed from Figure 2 for pulsed operation.

FIGURE 4 – POWER DERATING




FIGURE 5 - DC CURRENT GAIN




FIGURE 6 - COLLECTOR SATURATION REGION




FIGURE 7 - "ON" VOLTAGES





FIGURE 8 - COLLECTOR CUT-OFF REGION





# MOTOROLA

# 2N6666

# 2N6667

# 2N6668

# 1.3

## PLASTIC MEDIUM-POWER SILICON TRANSISTORS

... designed for general-purpose amplifier and low speed switching applications.


- High DC Current Gain —  
 $h_{FE} = 3500$  (Typ) @  $I_C = 4.0$  Adc
- Collector-Emitter Sustaining Voltage — @ 200 mAac  
 $V_{CE(sus)} = 40$  Vdc (Min) — 2N6666  
 $= 60$  Vdc (Min) — 2N6667  
 $= 80$  Vdc (Min) — 2N6668
- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 2.0$  Vdc (Max) @  $I_C = 3.0$  Adc — 2N6666  
 $V_{CE(sat)} = 2.0$  Vdc (Max) @  $I_C = 5.0$  Adc — 2N6667, 2N6668
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors
- TO-220AB Compact Package
- Complementary to 2N6386, 2N6387, 2N6388

## \*MAXIMUM RATINGS

Rating	Symbol	2N6666	2N6667	2N6668	Unit
Collector-Emitter Voltage	$V_{CEO}$	40	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	40	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0			Vdc
Collector Current — Continuous Peak	$I_C$	8.0 15	10 15	10 15	Adc
Base Current	$I_B$	250			mAac
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	65 0.52			Watts W/ $^\circ\text{C}$
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	2.0 0.016			Watts W/ $^\circ\text{C}$
Operating and Storage Junction, Temperature Range	$T_J, T_{stg}$	-65 to +150			$^\circ\text{C}$

## THERMAL CHARACTERISTICS



Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.92	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$



## DARLINGTON 8 AND 10 AMPERE

## PNP SILICON POWER TRANSISTORS

40-60-80 VOLTS  
65 WATTS



- STYLE 1  
 PIN 1 BASE  
 2 COLLECTOR  
 3 EMITTER  
 4 COLLECTOR
- NOTES  
 1. DIMENSION H APPLIES TO ALL LEADS  
 2. DIMENSION L APPLIES TO LEADS 1 AND 3

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	—	0.045	—
Z	—	2.03	—	0.080

CASE 221A-02  
TO-220AB

\*Indicates JEDEC Registered Data



# \*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 200\text{ mAdc}$ , $I_B = 0$ )	$V_{CE(sus)}$	40 60 80	— — —	Vdc
Collector Cutoff Current ( $V_{CE} = 40\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 60\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 80\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— — —	1.0 1.0 1.0	mAdc
Collector Cutoff Current ( $V_{CE} = 40\text{ Vdc}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 60\text{ Vdc}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 80\text{ Vdc}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 40\text{ Vdc}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ , $T_C = 125^\circ\text{C}$ ) ( $V_{CE} = 60\text{ Vdc}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ , $T_C = 125^\circ\text{C}$ ) ( $V_{CE} = 80\text{ Vdc}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ , $T_C = 125^\circ\text{C}$ )	$I_{CEX}$	— — — — — —	300 300 300 3.0 3.0 3.0	$\mu\text{Adc}$   mAdc
Emitter Cutoff Current ( $V_{BE} = 5.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	5.0	mAdc

## ON CHARACTERISTICS (1)

DC Current Gain ( $I_C = 3.0\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ ) ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ ) ( $I_C = 8.0\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ ) ( $I_C = 10\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ )	2N6666 2N6667, 2N6668 2N6666 2N6667, 2N6668	$h_{FE}$	1000 1000 100 100	20000 20000 — —	—
Collector-Emitter Saturation Voltage ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.006\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 0.01\text{ Adc}$ ) ( $I_C = 8.0\text{ Adc}$ , $I_B = 0.08\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 0.1\text{ Adc}$ )	2N6666 2N6667, 2N6668 2N6666 2N6667, 2N6668	$V_{CE(sat)}$	— — — —	2.0 2.0 3.0 3.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 3.0\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ ) ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ ) ( $I_C = 8.0\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ ) ( $I_C = 10\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ )	2N6666 2N6667, 2N6668 2N6666 2N6667, 2N6668	$V_{BE(sat)}$	— — — —	2.8 2.8 4.5 4.5	Vdc

## DYNAMIC CHARACTERISTICS

Small-Signal Current Gain ( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ , $f_{test} = 1.0\text{ MHz}$ )	$ h_{fe} $	20	—	—
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_C = 0$ , $f = 1.0\text{ MHz}$ )	$C_{ob}$	—	200	pF
Small-Signal Current Gain ( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ , $f = 1.0\text{ kHz}$ )	$h_{fe}$	1000	—	—

\*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

FIGURE 2 — SWITCHING TIMES TEST CIRCUIT




FIGURE 3 — SWITCHING TIMES




FIGURE 4 — THERMAL RESPONSE





FIGURE 5 — SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_{J(pk)} = 150^\circ \text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} < 150^\circ \text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 — SMALL-SIGNAL CURRENT GAIN




FIGURE 7 — CAPACITANCE




FIGURE 8 — DC CURRENT GAIN




FIGURE 9 — COLLECTOR SATURATION REGION




FIGURE 10 — "ON" VOLTAGES




FIGURE 11 — TEMPERATURE COEFFICIENTS




FIGURE 12 — COLLECTOR CUT-OFF REGION





FIGURE 13 — DARLINGTON SCHEMATIC






**MOTOROLA****2N6676  
2N6677  
2N6678****1.3****NPN SILICON POWER TRANSISTORS**

The 2N6676, 2N6677 and 2N6678 transistors are designed for high voltage switching applications such as:

- Off-Line Power Supplies
- Converter Circuits
- Pulse Width Modulated Regulators

**Specification Features —**

High Voltage Capability  
Fast Switching Speeds  
Low Saturation Voltages  
High SOA Ratings

**15 AMPERE  
NPN SILICON  
POWER TRANSISTORS****300, 350, 400 VOLTS  
175 WATTS**

STYLE 1  
PIN 1. BASE  
2. EMITTER  
CASE. COLLECTOR

**MAXIMUM RATINGS**

Rating	Symbol	2N6676	2N6677	2N6678	Unit
Collector Emitter Voltage	$V_{CEV}$	450	550	650	Vdc
Collector Emitter Voltage	$V_{CEX}$	350	400	450	Vdc
Collector Emitter Voltage	$V_{CEO}$	300	350	400	Vdc
Emitter Base Voltage	$V_{EBO}$	8			Vdc
Collector Current - cont - peak	$I_C$	15			Adc
	$I_{CM}$	20			
Base Current - cont	$I_B$	5			Adc
Power Dissipation $T_C = 25^\circ C$ Derate above $25^\circ C$	$P_T$	175			Watts
		1			W/ $^\circ C$
Operating and Storage Junction	$T_J$	-65 to 200			$^\circ C$
	$T_{stg}$				
Thermal Resistance Junction to Case	$R_{\theta JC}$	1.0			$^\circ C/W$
Maximum Lead Temperature At Distance $> 1/16$ in. (1.58 mm) from seating plane for 10 s max.		235			$^\circ C$

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.88	—	0.860
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

**CASE 1-05**

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEV}$ , $V_{BE(\text{off})} = -1.5 \text{ Vdc}$ ) ( $V_{CE} = \text{Rated } V_{CEV}$ , $V_{BE(\text{off})}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	—	0.1 1.0	mA
Emitter Cutoff Current ( $V_{EB} = 8.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	2.0	mA
Collector-Emitter Sustaining Voltage ( $I_C = 200 \text{ mA}$ , $I_B = 0$ )	$V_{CE0(\text{sus})}$	300 350 400	— — —	Vdc
Collector-Emitter Sustaining Voltage ( $I_C = 15 \text{ A}$ , $V_{\text{clamp}} = \text{Rated } V_{CEX}$ )	$V_{CEX(\text{sus})}$	350 400 450	— — —	Vdc

## SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 1
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 2

## ON CHARACTERISTICS

DC Current Gain ( $I_C = 15 \text{ A}$ , $V_{CE} = 3.0 \text{ V}$ )	$h_{FE}$	8.0	—	—
Base Emitter Saturation Voltage ( $I_C = 15 \text{ A}$ , $I_B = 3.0 \text{ A}$ )	$V_{BE(\text{sat})}$	—	1.5	Vdc
Collector-Emitter, Saturation Voltage ( $I_C = 15 \text{ A}$ , $I_B = 3.0 \text{ A}$ ) ( $I_C = 15 \text{ A}$ , $I_B = 3.0 \text{ A}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(\text{sat})}$	— —	1.5 2.0	Vdc

## DYNAMIC CHARACTERISTICS

Current Gain ( $I_C = 1.0 \text{ A}$ , $V_{CE} = 10 \text{ Vdc}$ , $f = 5.0 \text{ MHz}$ )	$ h_{fe} $	3.0	10	MHz
Output Capacitance ( $I_C = 1.0 \text{ A}$ , $V_{CB} = 10 \text{ Vdc}$ , $f = 0.1 \text{ MHz}$ )	$C_{ob}$	150	500	pF

## SWITCHING CHARACTERISTICS

Resistive Load						
Delay Time	$V_{CC} = 200 \text{ V}$ , $I_C = 15 \text{ A}$ , $I_{B1} = I_{B2} = 3.0 \text{ A}$ , $t_p = 20 \mu\text{s}$ , Duty Cycle $\leq 2.0\%$ , $V_{BB} \approx 6.0 \text{ V}$ , $R_L = 13.5 \Omega$ (See Figure 3)	$T_C = 25^\circ\text{C}$	$t_d$	—	0.1	$\mu\text{s}$
Rise Time			$t_r$	—	0.6	
Storage Time			$t_s$	—	2.5	
Fall Time			$t_f$	—	0.5	
Delay Time			$t_d$	—	0.4	
Rise Time		$T_C = 100^\circ\text{C}$	$t_r$	—	1.0	
Storage Time			$t_s$	—	4.0	
Fall Time			$t_f$	—	1.0	
Inductive Load						
Cross Over Time	$L = 50 \mu\text{H}$ $V_{\text{clamp}} = \text{Rated } V_{CEX}$ (See Figure 3)	$T_C = 25^\circ\text{C}$	$t_c$	—	0.5	$\mu\text{s}$
		$T_C = 100^\circ\text{C}$		—	0.8	

FIGURE 1 — MAXIMUM RATED FORWARD BIAS  
SAFE OPERATING AREA





FIGURE 2 — MAXIMUM RATED REVERSE BIAS  
SAFE OPERATING AREA



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ — $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 1 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(\text{pk})$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 2 gives the RBSOA characteristics.



## 1.3

FIGURE 3 — SWITCHING TIME MEASUREMENTS  
FOR 2N6676, 2N6677, AND 2N6678

NOTE: Battery symbols  $V_{CC}$ ,  $V_{B1}$ ,  $V_{B2}$ ,  $V_{B(clamp)}$  indicate rigorously filtered voltage sources at the circuit terminals to accommodate the fast rise and fall times and high currents present in the circuit.

NOTE: SW1 closed for  $t_r$ ,  $t_s$ ,  $t_f$ ; SW1 open for  $t_c$ .

$$t_d = A-B$$


$$T_r = B-C$$

$$t_s = X-Y$$

$$t_f = Y-Z$$

$$t_{\text{transition}} = X-W$$

NOTE: TRANSITION TIME FROM 90%  $I_{B1}$  TO 90%  $I_{B2}$  MUST BE LESS THAN  $0.5 \mu s$




**MOTOROLA****2N6833  
2N6834****1.3****Designer's Data Sheet****SWITCHMODE III SERIES  
NPN SILICON POWER TRANSISTORS**

These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications.

**Typical Applications:**

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits
- Fast Turn-Off Times
  - 50 ns Inductive Fall Time — 75°C (Typ)
  - 70 ns Inductive Crossover Time — 75°C (Typ)
  - 500 ns Inductive Storage Time — 75°C (Typ)
- Operating Temperature Range — 65 to +150°C
- 100°C Performance Specified for:
  - Reverse-Biased SOA with Inductive Loads
  - Switching Times with Inductive Loads
  - Saturation Voltages
  - Leakage Currents

**MAXIMUM RATINGS**

Rating	Symbol	2N6833	2N6834	Unit
Collector-Emitter Voltage*	$V_{CE0(sus)}$	450		Vdc
Collector-Emitter Voltage*	$V_{CEV}$	850		Vdc
Emitter Base Voltage*	$V_{EB}$	6.0		Vdc
Collector Current — Continuous*	$I_C$	5.0		Adc
— Peak (1)	$I_{CM}$	10		
Base Current — Continuous*	$I_B$	4.0		Adc
— Peak (1)	$I_{BM}$	8.0		
Total Power Dissipation @ $T_C = 25^\circ\text{C}^*$	$P_D$	80	125	Watts
Derate above 25°C*		32	71.5	W/°C
@ $T_C = 100^\circ\text{C}^*$		0.64	0.714	
Operating and Storage Junction Temperature Range*	$T_J, T_{stg}$	-65 to +150	-65 to +200	°C

**THERMAL CHARACTERISTICS**


Characteristic	Symbol	2N6833	2N6834	Unit
Thermal Resistance, Junction to Case*	$R_{\theta JC}$	1.56	1.40	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds*	$T_L$		275	°C

(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle  $\leq 10\%$ .

\*Indicate JEDEC Registered Data

**Designer's Data for "Worst Case" Conditions**


The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

**5.0 AMPERE****NPN SILICON  
POWER TRANSISTORS****450 VOLTS  
80 and 125 WATTS****2N6833**

STYLE 1  
PIN 1 BASE  
2 COLLECTOR  
3 EMITTER  
4 COLLECTOR

**CASE 221A-02  
TO-220AB**

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	14.80	15.75	0.575	0.620
B	9.65	10.28	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.84	0.89	0.035	0.035
E	3.81	3.73	0.142	0.147
F	2.41	2.67	0.095	0.105
G	2.79	3.93	0.110	0.155
H	0.36	0.58	0.014	0.022
I	12.70	14.27	0.500	0.562
J	1.14	1.39	0.045	0.055
K	4.83	5.33	0.190	0.210
L	2.54	3.04	0.100	0.120
M	2.04	2.79	0.080	0.110
N	1.14	1.39	0.045	0.055
O	5.97	6.48	0.235	0.255
P	0.00	1.27	0.000	0.050
Q	1.14	0.045		
R	2.03	0.080		

**2N6834**

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	39.37	41.50	1.550	1.650
B	27.14	28.50	1.070	1.125
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15	31.75	1.187	1.250
G	10.82	11.93	0.426	0.470
H	5.46	6.35	0.215	0.250
I	16.89	18.54	0.665	0.730
J	11.61	12.19	0.460	0.480
K	3.81	4.19	0.150	0.165
L	26.67	28.12	1.050	1.100
M	4.83	5.33	0.190	0.210
N	3.81	4.19	0.150	0.165

**CASE 1-05  
TO-204AA (Formerly TO-3)**

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

**OFF CHARACTERISTICS**

Collector-Emitter Sustaining Voltage (Table 2) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	450*	—	—	Vdc
Collector Cutoff Current ( $V_{CE} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	—	—	0.25* 1.5*	mAdc
Collector Cutoff Current ( $V_{CE} = 850\text{ Vdc}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	2.5	mAdc
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0*	mAdc

**SECOND BREAKDOWN**

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figures 15* and 16*			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 17			

**ON CHARACTERISTICS (1)**

Collector-Emitter Saturation Voltage ( $I_C = 1.5\text{ Adc}$ , $I_B = 0.15\text{ Adc}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	1.0 2.5* 2.5*	Vdc
Base-Emitter Saturation Voltage ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	1.5* 1.5	Vdc
DC Current Gain ( $I_C = 3.0\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ ) ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	7.5* 5.0	— —	30* —	—

**DYNAMIC CHARACTERISTICS (2)**

Current Gain - Bandwidth Product ( $V_{CE} = 10\text{ Vdc}$ , $I_C = 0.25\text{ Adc}$ , $f_{test} = 10\text{ MHz}$ )	$f_T$	15*	—	75*	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_C = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	20*	—	200*	pF

**SWITCHING CHARACTERISTICS**

Resistive Load (Table 1)						
Delay Time	(I <sub>C</sub> = 3.0 Adc, V <sub>CC</sub> = 250 Vdc, I <sub>B1</sub> = 0.4 Adc, PW = 30 μs, Duty Cycle ≤ 2.0%)	(I <sub>B2</sub> = 0.8 Adc, R <sub>B2</sub> = 8.0 Ω)	t <sub>d</sub>	—	30	100*
Rise Time			t <sub>r</sub>	—	100	300*
Storage Time			t <sub>s</sub>	—	1000	3000*
Fall Time			t <sub>f</sub>	—	60	300*
Storage Time		(V <sub>BE(off)</sub> = 5.0 Vdc)	t <sub>s</sub>	—	400	—
Fall Time			t <sub>f</sub>	—	130	—
Inductive Load (Table 2)						
Storage Time	(I <sub>C</sub> = 3.0 Adc, I <sub>B1</sub> = 0.4 Adc, V <sub>BE(off)</sub> = 5.0 Vdc, V <sub>CE(pk)</sub> = 400 Vdc)	(T <sub>C</sub> = 100°C)	t <sub>sv</sub>	—	500	1600*
Fall Time			t <sub>fi</sub>	—	100	200*
Crossover Time			t <sub>c</sub>	—	120	250*
Storage Time		(T <sub>C</sub> = 150°C)	t <sub>sv</sub>	—	600	—
Fall Time			t <sub>fi</sub>	—	120	—
Crossover Time			t <sub>c</sub>	—	160	—

(1) Pulse Test:  $PW = 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .(2)  $f_T = |h_{fe}| f_{test}$ 

\*Indicates JEDEC Registered Limit

TYPICAL STATIC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE



## TYPICAL DYNAMIC CHARACTERISTICS

FIGURE 7 — STORAGE TIME




FIGURE 8 — STORAGE TIME




FIGURE 9 — COLLECTOR CURRENT FALL TIME




FIGURE 10 — COLLECTOR CURRENT FALL TIME




FIGURE 11 — Crossover Time




FIGURE 12 — Crossover Time




FIGURE 13 — INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 14 — PEAK REVERSE BASE CURRENT



GUARANTEED SAFE OPERATING AREA LIMITS

FIGURE 15 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA (2N6833)





FIGURE 16 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA (2N6834)



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ — $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 15 and 16 are based on  $T_C = 25^\circ\text{C}$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figures 15 and 16 may be found at any case temperature by using the appropriate curve on Figures 18 or 19.

$T_{J(pk)}$  may be calculated from the data in Figures 20 or 21. At high case temperatures, thermal limitations will

reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable putting reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 17 gives the RBSOA characteristics.








FIGURE 17 — MAXIMUM REVERSE BIAS  
SAFE OPERATING AREAFIGURE 18 — POWER DERATING  
(2N6833)FIGURE 19 — POWER DERATING  
(2N6834)

TABLE 1 — RESISTIVE LOAD SWITCHING




\*Tektronix  
P-6042 or  
Equivalent



\*Note: Adjust -V to obtain desired  $V_{BE(off)}$  at Point A.

TABLE 2 — INDUCTIVE LOAD SWITCHING




V<sub>BR</sub>CEO  
L = 10 mH  
R<sub>B2</sub> =  $\infty$   
V<sub>CC</sub> = 20 Volts

\*Tektronix  
P-6042 or  
Equivalent

Inductive Switching  
L = 200  $\mu$ H  
R<sub>B2</sub> = 0  
V<sub>CC</sub> = 20 Volts  
R<sub>B1</sub> selected for desired I<sub>B1</sub>  
Scope - Tektronix  
7403 or  
Equivalent

Note: Adjust -V to obtain desired V<sub>BE</sub>(off) at Point A.

TYPICAL INDUCTIVE SWITCHING WAVEFORMS



## THERMAL RESPONSE

FIGURE 20 — 2N6833





FIGURE 21 — 2N6834





# MOTOROLA

# 2N6835

# 1.3

## Designer's Data Sheet

### SWITCHMODE III SERIES ULTRA-FAST NPN SILICON POWER TRANSISTORS

These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications.

#### ● Switching Regulators

#### ● Inverters

#### ● Motor Controls

#### ● Deflection Circuits

#### ● Fast Turn-Off Times

90 ns Inductive Fall Time — 75°C (Typ)

90 ns Inductive Crossover Time — 75°C (Typ)

450 ns Inductive Storage Time — 75°C (Typ)

#### ● Operating Temperature Range -65 to +200°C


#### ● 100°C Performance Specified for:

Reverse-Biased SOA with Inductive Loads

Switching Times with Inductive Loads

Saturation Voltages

Leakage Currents



8 AMPERE

### NPN SILICON POWER TRANSISTORS

450 VOLTS  
150 WATTS

#### Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



#### \*MAXIMUM RATINGS

Rating	Symbol	Max	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	450	Vdc
Collector-Emitter Voltage	$V_{CEV}$	850	Vdc
Emitter Base Voltage	$V_{EB}$	6.0	Vdc
Collector Current — Continuous	$I_C$	8.0	Adc
— Peak (1)	$I_{CM}$	16	
Base Current — Continuous	$I_B$	6.0	Adc
— Peak (1)	$I_{BM}$	12	
Total Power Dissipation @ $T_C = 25^\circ C$	$P_D$	150	Watts
Derate above 25°C		85.5	
		0.86	W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200	°C

#### \*THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.17	°C/W
Maximum Lead Temperature for Soldering	$T_L$	275	°C
Purposes: 1/8" from Case for 5.0 Seconds			

(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle ≤ 10%

\*Indicate JEDEC Registered Data



STYLE 1  
PIN 1. BASE  
2. EMITTER  
CASE. COLLECTOR



NOTES  
1. DIMENSIONS D AND V ARE DATUMS  
2. [T] IS SEATING PLANE AND DATUM  
3. POSITIONAL TOLERANCE FOR MOUNTING HOLES D

FOR LEADS

FOR LEADS

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MIN	MAX	MIN	MAX
A	39.37	1.550		
B	21.08	0.830		
C	3.35	0.130	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15	1.185		
G	10.92	0.850	0.430	0.850
H	5.48	0.850	0.215	0.850
J	16.90	0.850	0.665	0.850
K	11.18	1.219	0.440	0.480
L	3.81	4.19	0.150	0.165
M	26.67	1.050		
N	4.83	5.33	0.190	0.210
U	3.81	4.19	0.150	0.165

CASE 1.05  
TO-204AA Type  
(TO-3 Type)

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS (1)</b>					
Collector-Emitter Sustaining Voltage (Table 2) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	450*	—	—	Vdc
Collector Cutoff Current ( $V_{CEV} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	—	—	0.25* 1.5*	mAdc
Collector Cutoff Current ( $V_{CE} = 850\text{ Vdc}$ , $R_{BE(off)} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	2.5	mAdc
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0*	mAdc

**SECOND BREAKDOWN**

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 15*			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 16			

**ON CHARACTERISTICS (1)**

Collector-Emitter Saturation Voltage ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.40\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 0.66\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 0.66\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	1.2 2.5* 3.0*	Vdc
Base-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 0.66\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 0.66\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	1.5* 1.5	Vdc
DC Current Gain ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ ) ( $I_C = 8.0\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	7.5* 4.0*	— —	30* —	—

**DYNAMIC CHARACTERISTICS (2)**

Current Gain - Bandwidth Product ( $V_{CE} = 10\text{ Vdc}$ , $I_C = 0.25\text{ Adc}$ , $f_{test} = 10\text{ MHz}$ )	$f_T$	10*	—	75*	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	50*	—	350*	pF

**SWITCHING CHARACTERISTICS****Resistive Load (Table 1)**

Delay Time	$(I_C = 5.0\text{ Adc}$ , $V_{CC} = 250\text{ Vdc}$ , $I_{B1} = 0.66\text{ Adc}$ , $P_W = 30\ \mu\text{s}$ , Duty Cycle $\leq 2.0\%$ )	$(I_{B2} = 1.3\text{ Adc}$ , $R_{B2} = 4.0\ \Omega)$	$t_d$	—	20	50*	ns
Rise Time			$t_r$	—	85	250*	
Storage Time			$t_s$	—	1000	2500*	
Fall Time			$t_f$	—	70	250*	
Storage Time		$(V_{BE(off)} = 5.0\text{ Vdc})$	$t_s$	—	500	—	
Fall Time			$t_f$	—	100	—	

**Inductive Load (Table 2)**

Storage Time	$(I_C = 5.0\text{ Adc}$ , $I_{B1} = 0.66\text{ Adc}$ , $V_{BE(off)} = 5.0\text{ Vdc}$ , $V_{CE(pk)} = 400\text{ Vdc}$ )	$(T_C = 100^\circ\text{C})$	$t_{sv}$	—	700	1800*	ns
Fall Time			$t_{fi}$	—	80	200*	
Crossover Time			$t_c$	—	150	250*	
Storage Time			$t_{sv}$	—	800	—	
Fall Time	$(T_C = 150^\circ\text{C})$	$(T_C = 150^\circ\text{C})$	$t_{fi}$	—	80	—	
Crossover Time			$t_c$	—	200	—	

(1) Pulse Test:  $P_W = 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .(2)  $t_T = |t_{sv}|$ ,  $t_{fi}$ ,  $t_{test}$ 

\*Indicates JEDEC Registered Limit

## TYPICAL STATIC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE





## TYPICAL DYNAMIC CHARACTERISTICS

FIGURE 7 — STORAGE TIME




FIGURE 8 — STORAGE TIME




FIGURE 9 — COLLECTOR CURRENT FALL TIME




FIGURE 10 — COLLECTOR CURRENT FALL TIME




FIGURE 11 — Crossover Time




FIGURE 12 — Crossover Time




FIGURE 13 — INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 14 — PEAK REVERSE BASE CURRENT



## GUARANTEED SAFE OPERATING AREA LIMITS

FIGURE 15 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA





FIGURE 16 — MAXIMUM REVERSE BIAS SAFE OPERATING AREA



## SAFE OPERATING AREA INFORMATION

## FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 15 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(p_k)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 15 may be found at any case temperature by using the appropriate curve on Figure 18.

$T_J(p_k)$  may be calculated from the data in Figure 17. At high case temperatures, thermal limitations will reduce

the power that can be handled to values less than the limitations imposed by second breakdown.

## REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 16 gives the RBSOA characteristics.

FIGURE 17 — THERMAL RESPONSE




FIGURE 18 — POWER DERATING






TABLE 1 — RESISTIVE LOAD SWITCHING



\*Tektronix  
P-6042 or  
Equivalent



\*Note: Adjust  $-V$  to obtain desired  $V_{BE(off)}$  at Point A.






## Designer's Data Sheet

**SWITCHMODE III SERIES  
ULTRA-FAST NPN SILICON POWER TRANSISTORS**

These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications.

- Switching Regulators
- Inverters
- Motor Controls
- Deflection Circuits
- Fast Turn-Off Times
  - 30 ns Inductive Fall Time — 75°C (Typ)
  - 50 ns Inductive Crossover Time — 75°C (Typ)
  - 600 ns Inductive Storage Time — 75°C (Typ)
- Operating Temperature Range -65 to +200°C
- 100°C Performance Specified for:
  - Reverse-Biased SOA with Inductive Loads
  - Switching Times with Inductive Loads
  - Saturation Voltages
  - Leakage Currents



## \*MAXIMUM RATINGS

Rating	Symbol	Max	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	450	Vdc
Collector-Emitter Voltage	$V_{CEV}$	850	Vdc
Emitter Base Voltage	$V_{EB}$	6.0	Vdc
Collector Current — Continuous	$I_C$	15	Adc
— Peak (1)	$I_{CM}$	20	Adc
Base Current — Continuous	$I_B$	10	Adc
— Peak (1)	$I_{BM}$	15	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	$P_D$	175 100 1.0	Watts W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200	°C

## \*THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5.0 Seconds	$T_L$	275	°C


(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle ≤ 10%.

\*Indicate JEDEC Registered Data

15 AMPERE

**NPN SILICON  
POWER TRANSISTORS**
**450 VOLTS  
175 WATTS**
**Designer's Data for  
"Worst Case" Conditions**

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



- NOTES:  
1. DIMENSIONS D AND V ARE DATUMS.  
2.  $\square$  IS SEATING PLANE AND DATUM.  
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q.

$$\phi .813 \text{ (.005)} \text{ } \square \text{ } T \text{ } V \text{ } \square$$

$$\phi .813 \text{ (.005)} \text{ } \square \text{ } T \text{ } V \text{ } \square \text{ } \square$$

- FOR LEADS  
4. DIMENSIONS AND TOLERANCES PER  
ANSI Y14.5, 1972.

	MILLIMETERS	INCHES
DIM	MIN	MAX
A	25.37	1.550
B	21.50	0.835
C	6.35	0.250
D	0.91	0.035
E	1.40	0.055
F	30.15	1.187
G	10.92	0.430
H	5.48	0.215
J	18.89	0.744
K	11.81	0.465
L	4.83	0.190
M	25.37	1.000
N	3.81	0.150
O	3.81	0.150
P	3.81	0.150
Q	3.81	0.150
R	3.81	0.150
S	3.81	0.150
T	3.81	0.150
U	3.81	0.150
V	3.81	0.150
W	3.81	0.150
X	3.81	0.150
Y	3.81	0.150
Z	3.81	0.150

CASE 1-05  
TO-204AA Type  
(TO-3 Type)

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

**OFF CHARACTERISTICS (1)**

Collector-Emitter Sustaining Voltage (Table 2) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE0(sus)}$	450*	—	—	Vdc
Collector Cutoff Current ( $V_{CEV} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	—	—	0.25* 1.5*	mAdc
Collector Cutoff Current ( $V_{CE} = 850\text{ Vdc}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	2.5	mAdc
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0*	mAdc

**SECOND BREAKDOWN**

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 15*			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 16			

**ON CHARACTERISTICS (1)**

Collector-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 0.7\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 1.3\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 1.3\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	1.2 2.5* 3.0*	Vdc
Base-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 1.3\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 1.3\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	1.5* 1.5	Vdc
DC Current Gain ( $I_C = 10\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ ) ( $I_C = 15\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	7.5* 5.0*	— —	30* —	—

**DYNAMIC CHARACTERISTICS (2)**

Current Gain - Bandwidth Product ( $V_{CE} = 10\text{ Vdc}$ , $I_C = 0.25\text{ Adc}$ , $f_{test} = 10\text{ MHz}$ )	$f_T$	10*	—	75*	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_C = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	50*	—	400*	pF

**SWITCHING CHARACTERISTICS****Resistive Load (Table 1)**

Delay Time	(IC = 10 Adc, VCC = 250 Vdc, IB1 = 1.3 Adc, PW = 30 μs, Duty Cycle ≤2.0%)	(IB2 = 2.6 Adc, RB2 = 1.6 Ω)	td	—	20	100*	ns
Rise Time			tr	—	200	500*	
Storage Time			ts	—	1200	3000*	
Fall Time			tf	—	200	350*	
Storage Time			ts	—	650	—	
Fall Time	(VBE(off) = 5.0 Vdc)		tf	—	80	—	

**Inductive Load (Table 2)**

Storage Time	$(I_C = 10\text{ Adc}$ , $I_{B1} = 1.3\text{ Adc}$ , $V_{BE(off)} = 5.0\text{ Vdc}$ , $V_{CE(pk)} = 400\text{ Vdc}$ )	$(T_C = 100^\circ\text{C})$	$t_{sv}$	—	800	1800*	ns
Fall Time			$t_{fi}$	—	50	200*	
Crossover Time			$t_c$	—	90	250*	
Storage Time	$(I_C = 10\text{ Adc}$ , $I_{B1} = 1.3\text{ Adc}$ , $V_{BE(off)} = 5.0\text{ Vdc}$ , $V_{CE(pk)} = 400\text{ Vdc}$ )	$(T_C = 150^\circ\text{C})$	$t_{sv}$	—	1050	—	ns
Fall Time			$t_{fi}$	—	70	—	
Crossover Time			$t_c$	—	120	—	

(1) Pulse Test: PW = 300  $\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .(2)  $f_T = |h_{fe}| f_{test}$ 

\*Indicates JEDEC Registered Limit



## TYPICAL STATIC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE



TYPICAL DYNAMIC CHARACTERISTICS

FIGURE 7 — STORAGE TIME




FIGURE 8 — STORAGE TIME




FIGURE 9 — COLLECTOR CURRENT FALL TIME




FIGURE 10 — COLLECTOR CURRENT FALL TIME




FIGURE 11 — CROSSOVER TIME




FIGURE 12 — CROSSOVER TIME




FIGURE 13 — INDUCTIVE SWITCHING MEASUREMENTS







FIGURE 14 — PEAK REVERSE BASE CURRENT



## GUARANTEED SAFE OPERATING AREA LIMITS

FIGURE 15 — MAXIMUM FORWARD BIAS  
SAFE OPERATING AREAFIGURE 16 — MAXIMUM REVERSE BIAS  
SAFE OPERATING AREA

## SAFE OPERATING AREA INFORMATION

## FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 15 is based on  $T_C = 25^\circ\text{C}$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 15 may be found at any case temperature by using the appropriate curve on Figure 18.

$T_{J(pk)}$  may be calculated from the data in Figure 17. At high case temperatures, thermal limitations will reduce

the power that can be handled to values less than the limitations imposed by second breakdown.

## REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 16 gives the RBSOA characteristics.

FIGURE 17 — THERMAL RESPONSE




FIGURE 18 — POWER DERATING







TABLE 1 — RESISTIVE LOAD SWITCHING

 $t_d$  and  $t_r$ 

$V_{CC} = 250 \text{ Vdc}$   
 $R_L = 25 \Omega$   
 $I_C = 10 \text{ Adc}$   
 $I_B = 1.0 \text{ Adc}$




\*Tektronix  
 P-6042 or  
 Equivalent

 $t_s$  and  $t_f$ 

$V_{CC} = 250$   
 $R_L = 25 \Omega$   
 $I_C = 10 \text{ Adc}$   
 $I_{B1} = 1.0 \text{ Adc}$   
 $I_{B2} = 2.0 \text{ Adc}$   
 For  $V_{BE(\text{off})} = 5.0 \text{ V}$   $R_{B2} = 0 \Omega$


\*Note: Adjust -V to obtain desired  $V_{R(\text{inff})}$  at Point A.

TABLE 2 — INDUCTIVE LOAD SWITCHING




## TYPICAL INDUCTIVE SWITCHING WAVEFORMS

$I_{C(pk)} = 10 \text{ Amps}$   
 $I_{B1} = 1.0 \text{ Amp}$   
 $V_{BE(\text{off})} = 5.0 \text{ Volts}$   
 $V_{CE(pk)} = 400 \text{ Volts}$   
 $T_C = 25^\circ\text{C}$   
 Time Base =  
 100 ns/cm



$I_{C(pk)} = 10 \text{ Amps}$   
 $I_{B1} = 1.0 \text{ Amp}$   
 $V_{BE(\text{off})} = 5.0 \text{ Volts}$   
 $V_{CE(pk)} = 400 \text{ Volts}$   
 $T_C = 25^\circ\text{C}$   
 Time Base =  
 20 ns/cm





# MOTOROLA

## 2N6837

# 1.3

### Designer's Data Sheet

#### SWITCHMODE III SERIES ULTRA-FAST NPN SILICON POWER TRANSISTORS


This transistor is designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications.

#### Typical Applications:

- Switching Regulators
- Inverters
- Motor Controls
- Deflection Circuits
- Fast Turn-Off Times

30 ns Inductive Fall Time — 75°C (Typ)  
40 ns Inductive Crossover Time — 75°C (Typ)  
800 ns Inductive Storage Time — 75°C (Typ)

- Operating Temperature Range — 65 to +200°C
- 100°C Performance Specified for:  
Reverse-Biased SOA with Inductive Loads  
Switching Times with Inductive Loads  
Saturation Voltages  
Leakage Currents



#### MAXIMUM RATINGS

Rating	Symbol	Max	Unit
Collector-Emitter Voltage*	$V_{CE(sus)}$	450	Vdc
Collector-Emitter Voltage*	$V_{CEV}$	850	Vdc
Emitter Base Voltage*	$V_{EB}$	6.0	Vdc
Collector Current — Continuous*	$I_C$	20	Adc
— Peak (1)	$I_{CM}$	30	
Base Current — Continuous*	$I_B$	15	Adc
— Peak (1)	$I_{BM}$	20	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ *	$P_D$	250	Watts
Derate above 25°C @ $T_C = 100^\circ\text{C}$		143	
		1.43	W/°C
Operating and Storage Junction* Temperature Range	$T_J, T_{stg}$	-65 to +200	°C

#### \*THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case*	$R_{\theta JC}$	0.7	°C/W
Maximum Lead Temperature for Soldering* Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	°C

(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle ≤ 10%.

\*Indicate JEDEC Registered Data


#### 20 AMPERE

#### NPN SILICON POWER TRANSISTORS

450 VOLTS  
250 WATTS

#### Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.35	39.37	1.510	1.550
B	19.30	21.08	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.80	0.057	0.063
E		3.43		0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
L	3.84	4.09	0.151	0.161
R	24.89	26.67	0.980	1.050

CASE 197-01

TO-204AE (Type) Modified TO-3



**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage (Table 2) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	450*	—	—	Vdc
Collector Cutoff Current ( $V_{CE} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	—	—	0.25* 1.5*	mAdc
Collector Cutoff Current ( $V_{CE} = 850\text{ Vdc}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	2.5	mAdc
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0*	mAdc

**SECOND BREAKDOWN**

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 15*			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 16			

**ON CHARACTERISTICS (1)**

Collector-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 1.2\text{ Adc}$ ) ( $I_C = 15\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ ) ( $I_C = 15\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	1.5 3.0* 3.0*	Vdc
Base-Emitter Saturation Voltage ( $I_C = 15\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ ) ( $I_C = 15\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	1.5* 1.5	Vdc
DC Current Gain ( $I_C = 15\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ ) ( $I_C = 20\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	7.5* 5.0	— —	30* —	—

**DYNAMIC CHARACTERISTICS (2)**

Current Gain — Bandwidth Product ( $V_{CE} = 10\text{ Vdc}$ , $I_C = 0.25\text{ Adc}$ , $f_{test} = 10\text{ MHz}$ )	$f_T$	10*	—	75*	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	100*	—	500*	pF

**SWITCHING CHARACTERISTICS**

Resistive Load (Table 1)							
Delay Time	$(I_C = 15\text{ Adc},$ $V_{CC} = 250\text{ Vdc},$ $I_{B1} = 2.0\text{ Adc},$ $PW = 30\text{ }\mu\text{s},$ Duty Cycle $\leq 2.0\%$ )	$(I_{B2} = 4.0\text{ Adc},$ $R_{B2} = 1.6\text{ }\Omega)$	$t_d$	—	20	100*	ns
Rise Time			$t_r$	—	200	500*	
Storage Time			$t_s$	—	1200	2700*	
Fall Time			$t_f$	—	200	350*	
Storage Time			$t_s$	—	650	—	
Fall Time		$(V_{BE(off)} = 5.0\text{ Vdc})$	$t_f$	—	80	—	
Inductive Load (Table 2)							
Storage Time	$(I_C = 15\text{ Adc},$ $I_{B1} = 2.0\text{ Adc},$ $V_{BE(off)} = 5.0\text{ Vdc},$ $V_{CE(pk)} = 400\text{ Vdc})$	$(T_C = 100^\circ\text{C})$	$t_{sv}$	—	800	2700*	ns
Fall Time			$t_{fi}$	—	50	200*	
Crossover Time			$t_c$	—	90	250*	
Storage Time			$t_{sv}$	—	1050	—	
Fall Time			$t_{fi}$	—	70	—	
Crossover Time		$(T_C = 150^\circ\text{C})$	$t_c$	—	120	—	

(1) Pulse Test:  $PW = 300\ \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .(2)  $f_T = |h_{FE}| f_{test}$ 

\*Indicates JEDEC Registered Limit

## TYPICAL STATIC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION REGION




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE



## TYPICAL DYNAMIC CHARACTERISTICS

FIGURE 7 — STORAGE TIME




FIGURE 8 — STORAGE TIME




FIGURE 9 — COLLECTOR CURRENT FALL TIME




FIGURE 10 — COLLECTOR CURRENT FALL TIME




FIGURE 11 — CROSSOVER TIME




FIGURE 12 — CROSSOVER TIME




FIGURE 13 — INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 14 — REVERSE BASE CURRENT



GUARANTEED SAFE OPERATING AREA LIMITS

FIGURE 15 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA





FIGURE 16 — MAXIMUM RATED REVERSE BIAS SAFE OPERATING AREA



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 15 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 15 may be found at any case temperature by using the appropriate curve on Figure 18.  $T_J(pk)$  may be calculated from the data in Figure 17. At high case temperatures, thermal limitations will re-

duce the power that can be handled to values less than the limitations imposed by second breakdown. **REVERSE BIAS** For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 16 gives the RBSOA characteristics.

1.3

FIGURE 17 — THERMAL RESPONSE




FIGURE 18 — POWER DERATING







TABLE 1 — RESISTIVE LOAD SWITCHING

 $t_d$  and  $t_r$ 

$V_{CC} = 250 \text{ Vdc}$   
 $R_L = 16 \Omega$   
 $I_C = 15 \text{ Adc}$   
 $I_B = 2.0 \text{ Adc}$



\*Tektronix  
 P-6042 or  
 Equivalent


 $t_s$  and  $t_f$ 

$V_{CC} = 250$   $I_{B1} = 2.0 \text{ Adc}$   $R_{B1} = 7.5 \Omega$   
 $R_L = 16 \Omega$   $I_{B2} = 4.0 \text{ Adc}$   $R_{B2} = 1.6 \Omega$   
 $I_C = 15 \text{ Adc}$  For  $V_{BE(\text{off})} = 5.0 \text{ V}$


\*Note: Adjust  $-V$  to obtain desired  $V_{BE(\text{off})}$  at Point A.



TABLE 2 — INDUCTIVE LOAD SWITCHING



TYPICAL INDUCTIVE SWITCHING WAVEFORMS







## Designers Data Sheet

### HORIZONTAL DEFLECTION TRANSISTOR

...specifically designed for use in large screen color deflection circuits.

- Collector-Emitter Voltage —  $V_{CEX} = 1300 \text{ Vdc}$  — BU204  
1500 Vdc — BU205
- Glassivated Base-Collector Junction
- Switching Times with Inductive Loads —  
 $t_f = 0.65 \mu\text{s}$  (Typ) @  $I_C = 2\text{A}$

### 2.5 AMPERE

### NPN SILICON POWER TRANSISTORS

1300 AND 1500 VOLTS  
36 WATTS

### Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.


### MAXIMUM RATINGS

Rating	Symbol	BU204	BU205	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	600	700	Vdc
Collector-Emitter Voltage	$V_{CEX}$	1300	1500	Vdc
Emitter Base Voltage	$V_{EB}$	5.0		Vdc
Collector Current — Continuous	$I_C$	2.5		Adc
— Peak (1)	$I_{CM}$	3		Adc
Base Current — Peak (1)	$I_{BM}$	2.5		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ @ $T_C = 90^\circ\text{C}$	$P_D$	36		Watts
Derate above $25^\circ\text{C}$		10		W/ $^\circ\text{C}$
Derate above $25^\circ\text{C}$		0.4		W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +115		$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.5	$^\circ\text{C/W}$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle  $\leq 10\%$ .



### NOTES

- DIMENSIONS D AND V ARE DATUMS.
- $\square$  IS SEATING PLANE AND DATUM.
- POSITIONAL TOLERANCE FOR MOUNTING HOLE  $\phi$ .

$\phi .13$  (0.005)  $\phi$  T V  $\phi$

FOR LEADS

$\phi .13$  (0.005)  $\phi$  T V  $\phi$   $\phi$   $\phi$

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MIN	MAX	MIN	MAX
A	—	39.37	1.550	
B	—	27.08	1.065	
C	0.34	0.762	0.250	0.300
D	0.97	1.03	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.45 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
L	3.81	4.13	0.150	0.165
M	—	26.57	1.050	
N	4.83	5.33	0.190	0.210
O	3.81	4.13	0.150	0.165


CASE 1-65

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ$  unless otherwise noted.)

Characteristic		Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)						
Collector-Emitter Sustaining Voltage ( $I_C = 100 \text{ mA dc}$ , $I_B = 0$ )	BU204 BU205	$V_{CEO(sus)}$	600 700	—	—	Vdc
Collector Cutoff Current ( $V_{CE} = 1300 \text{ Vdc}$ , $V_{BE} = 0$ ) ( $V_{CE} = 1500 \text{ Vdc}$ , $V_{BE} = 0$ )	BU204 BU205	$I_{CES}$	— —	— —	1.0 1.0	mA dc
Emitter Base Voltage ( $I_E = 10 \text{ mA}$ , $I_C = 0$ )		$V_{EBO}$	5.0	—	—	V dc
ON CHARACTERISTICS (1)						
Collector-Emitter Saturation Voltage ( $I_C = 2.0 \text{ A dc}$ , $I_B = 1.0 \text{ A dc}$ )		$V_{CE(sat)}$	—	—	5.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 2.0 \text{ A dc}$ , $I_B = 1.0 \text{ A dc}$ )		$V_{BE(sat)}$	—	—	1.5	Vdc
Second Breakdown Collector Current with Base Forward Biased		$I_{S/B}$	See Figure 14			
DYNAMIC CHARACTERISTICS						
Current-Gain — Bandwidth Product (1) ( $I_C = 0.1 \text{ A dc}$ , $V_{CE} = 5.0 \text{ Vdc}$ , $f_{test} = 1.0 \text{ MHz}$ )		$f_T$	—	4.0	—	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 1.0 \text{ MHz}$ )		$C_{ob}$	—	50	—	pF
SWITCHING CHARACTERISTICS						
Fall Time ( $I_C = 2.0 \text{ A dc}$ , $I_{B1} = 1.0 \text{ A dc}$ , $L_B = 25 \mu\text{H}$ ) (See Figure 1)		$t_f$	—	0.65	—	$\mu\text{s}$

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle = 2%.

FIGURE 1 – TEST CIRCUIT



### DRIVER TRANSFORMER (T1)

Motorola part number 25D68782A-05-1/4" laminate "E" iron core. Primary Inductance - 39 mH. Secondary Inductance - 22 mH, Leakage Inductance with primary shorted - 2.0  $\mu$ H, Primary 260 turns #28 AWG enamel wire, Secondary 17 turns, #22 AWG enamel wire.

## BASE DRIVE: The Key to Performance

By now, the concept of controlling the shape of the turn-off base current is widely accepted and applied in horizontal deflection design. The problem stems from the fact that good saturation of the output device, prior to turn-off, must be assured. This is accomplished by providing more than enough  $I_{B1}$  to satisfy the lowest gain output device  $h_{FE}$  at the end of scan  $I_{CM}$ . Worst case component variations and maximum high voltage loading must also be taken into account.

If the base of the output transistor is driven by a very low impedance source, the turn-off base current will reverse very quickly as shown in Figure 2. This results in rapid, but only partial, collector turn-off, because excess carriers become trapped in the high resistivity collector and the transistor is still conductive. This is a high dissipation mode, since the collector voltage is rising very rapidly. The problem is overcome by adding inductance to the base circuit to slow the base current reversal as shown in Figure 3, thus allowing excess carrier recombination in the collector to occur while the base current is still flowing.

Choosing the right  $L_B$  is usually done empirically, since the equivalent circuit is complex, and since there are several important variables ( $I_{CM}$ ,  $I_{B1}$ , and  $h_{FE}$  at  $I_{CM}$ ). One method is to plot fall time as a function of  $L_B$ , at the desired conditions, for several devices within the  $h_{FE}$  specification. A more informative method is to plot power dissipation versus  $I_{B1}$  for a range of values of  $L_B$  as shown

in Figures 4 and 5. This shows the parameter that really matters, dissipation, whether caused by switching or by saturation. The negative slope of these curves at the left (low  $I_{B1}$ ) is caused by saturation losses. The positive slope portion at higher  $I_{B1}$ , and low values of  $L_B$  is due to switching losses as described above. Note that for very low  $L_B$  a very narrow optimum is obtained. This occurs when  $I_{B1} h_{FE} = I_{CM}$ , and therefore would be acceptable only for the "typical" device with constant  $I_{CM}$ . As  $L_B$  is increased, the curves become broader and flatter above the  $I_{B1} h_{FE} = I_{CM}$  point as the turn-off "tails" are brought under control. Eventually, if  $L_B$  is raised too far, the dissipation all across the curve will rise, due to poor initiation of switching rather than tailing. Plotting this type of curve family for devices of different  $h_{FE}$ , essentially moves the curves to the left or right according to the relation  $I_{B1} h_{FE} = \text{constant}$ . It then becomes obvious that, for a specified  $I_{CM}$ , an  $L_B$  can be chosen which will give low dissipation over a range of  $h_{FE}$  and/or  $I_{B1}$ . The only remaining decision is to pick  $I_{B1}$  high enough to accommodate the lowest  $h_{FE}$  part specified. Figure 8 gives values recommended for  $L_B$  and  $I_{B1}$  for this device over a wide range of  $I_{CM}$ . These values were chosen from a large number of curves like Figure 4 and Figure 5. Neither  $L_B$  nor  $I_{B1}$  are absolutely critical, as can be seen from the examples shown, and values of Figure 8 are provided for guidance only.

## TEST CIRCUIT WAVEFORMS

FIGURE 2





FIGURE 3



## TEST CIRCUIT OPTIMIZATION

The test circuit may be used to evaluate devices in the conventional manner, i.e., to measure fall time, storage time, and saturation voltage. However, this circuit was designed to evaluate devices by a simple criterion, power supply input. Excessive power input can be caused by a variety of problems, but it is the dissipation in the transistor that is of fundamental importance.

Once the required transistor operating current is determined, fixed circuit values may be selected from the table. Factory testing is performed by reading the current meter only, since the input power is proportional to current. No adjustment of the test apparatus is required.




FIGURE 4 – OPTIMIZING DRIVE @  $I_C = 0.75$  AFIGURE 5 – OPTIMIZING DRIVE @  $I_C = 1.5$  AFIGURE 6 – OPTIMIZING DRIVE @  $I_C = 2.0$  A

FIGURE 7 – SWITCHING BEHAVIOR versus TEMPERATURE






FIGURE 8 – OPTIMUM DRIVE CONDITIONS

FIGURE 9 – SWITCHING BEHAVIOR versus  $I_{CM}$ 

1.3

FIGURE 10 – THERMAL RESPONSE




FIGURE 11 – COLLECTOR SATURATION REGION




FIGURE 12 – DC CURRENT GAIN




FIGURE 13 – "ON" VOLTAGES





FIGURE 14 – MAXIMUM FORWARD BIAS SAFE OPERATING AREA






**MOTOROLA**
**BU207  
BU208**
**1.3**

## Designers Data Sheet

### HORIZONTAL DEFLECTION TRANSISTOR

... specifically designed for use in large screen color deflection circuits.

- Collector-Emitter Voltage —  
V<sub>CEX</sub> = 1300 Vdc — BU207  
1500 Vdc — BU208
- Collector-Emitter Sustaining Voltage —  
V<sub>CEO(sus)</sub> = 600 Vdc — BU207  
700 Vdc — BU208
- Switching Times with Inductive Loads, t<sub>f</sub> = 0.4 μs (Typ) @  
I<sub>C</sub> = 4.5 A
- Optimum Drive Condition Curves
- Glass Base-Collector Junction

#### \*MAXIMUM RATINGS

Rating	Symbol	BU207	BU208	Unit
Collector-Emitter Voltage	V <sub>CEO(sus)</sub>	600	700	Vdc
Collector-Emitter Voltage	V <sub>CEX</sub>	1300	1500	Vdc
Emitter Base Voltage	V <sub>EB</sub>	5		Vdc
Collector Current — Continuous	I <sub>C</sub>	5		Adc
Peak (1)	ICM	7.5		Adc
Base Current — Peak (1)	I <sub>BM</sub>	4		Adc
Total Power Dissipation @ T <sub>C</sub> = 95°C	P <sub>D</sub>	12.5		Watts
Derate above 95°C		0.625		W/°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to +115		°C

#### THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R <sub>θJC</sub>	1.6	°C/W
Maximum Lead Temperature for Soldering	T <sub>L</sub>	275	°C
Purposes: 1/8" from Case for 5 Seconds			

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.

### 5 AMPERE NPN SILICON POWER TRANSISTORS 1300 AND 1500 VOLTS

#### Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



- NOTES:
- DIMENSIONS Q AND V ARE DATUMS.
  - [T] IS SEATING PLANE AND DATUM.
  - POSITIONAL TOLERANCE FOR MOUNTING HOLE D:

$$\pm \left[ \frac{13}{10000} \right] \left[ \frac{1}{100} \right] \left[ \frac{1}{100} \right] \left[ \frac{1}{100} \right]$$

FOR LEADS:

$$\pm \left[ \frac{13}{10000} \right] \left[ \frac{1}{100} \right] \left[ \frac{1}{100} \right] \left[ \frac{1}{100} \right]$$

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MIN	MAX	MIN	MAX
A	—	38.37	—	1.550
B	—	21.08	—	0.830
C	8.35	7.62	0.260	0.300
D	2.67	1.09	0.030	0.043
E	1.40	1.78	0.095	0.070
F	30.15 BSC	1.187 BSC		
G	10.92 BSC	0.430 BSC		
H	5.46 BSC	0.215 BSC		
J	16.89 BSC	0.665 BSC		
K	11.181 12.18	0.440 0.480		
Q	3.81	4.19	0.150	0.165
R	26.67	1.050		
U	4.83	5.33	0.180	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05




ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	600 700	—	—	Vdc
Collector Cutoff Current ( $V_{CE} = 1300\text{ Vdc}$ , $V_{BE} = 0$ ) ( $V_{CE} = 1500\text{ Vdc}$ , $V_{BE} = 0$ )	$I_{CES}$	— —	—	1.0 1.0	mA
Emitter Base Voltage ( $I_E = 10\text{ mA}$ , $I_C = 0$ )	$V_{EBO}$	5.0	—	—	Vdc
ON CHARACTERISTICS (1)					
DC Current Gain ( $I_C = 4.5\text{ A}$ , $V_{CE} = 5\text{ Vdc}$ )	$h_{FE}$	2.25	—	—	—
Collector-Emitter Saturation Voltage ( $I_C = 4.5\text{ A}$ , $I_B = 2\text{ A}$ )	$V_{CE(sat)}$	—	—	5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 4.5\text{ A}$ , $I_B = 2\text{ A}$ )	$V_{BE(sat)}$	—	—	1.5	Vdc
Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 14			
DYNAMIC CHARACTERISTICS					
Current-Gain — Bandwidth Product ( $I_C = 0.1\text{ A}$ , $V_{CE} = 5.0\text{ Vdc}$ , $f_{test} = 1\text{ MHz}$ )	$f_T$	—	4.0	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 0.1\text{ MHz}$ )	$C_{ob}$	—	125	—	pF
SWITCHING CHARACTERISTICS					
Fall Time ( $I_C = 4.5\text{ A}$ , $I_B = 1.8\text{ A}$ , $L_B = 10\text{ }\mu\text{H}$ , see Figure 1)	$t_f$	—	0.6	—	$\mu\text{s}$

(1) Pulse Test: Pulse Width = 300  $\mu$ s, Duty Cycle  $\leq$  2%.

FIGURE 1 — SWITCHING TIMES TEST CIRCUIT



BASE DRIVE: The Key to Performance

By now, the concept of controlling the shape of the turn-off base current is widely accepted and applied in horizontal deflection design. The problem stems from the fact that good saturation of the output device, prior to turn-off, must be assured. This is accomplished by providing more than enough  $I_{B1}$  to satisfy the lowest gain output device  $h_{FE}$  at the end of scan  $I_{CM}$ . Worst-case component variations and maximum high voltage loading must also be taken into account.

If the base of the output transistor is driven by a very low impedance source, the turn-off base current will reverse very quickly as shown in Figure 2. This results in rapid, but only partial, collector turn-off, because excess carriers become trapped in the high resistivity collector and the transistor is still conductive. This is a high dissipation mode, since the collector voltage is rising very rapidly. The problem is overcome by adding inductance to the base circuit to slow the base current reversal as shown in Figure 3, thus allowing excess carrier recombination in the collector to occur while the base current is still flowing.

Choosing the right  $L_B$  is usually done empirically, since the equivalent circuit is complex, and since there are several important variables ( $I_{CM}$ ,  $I_{B1}$ , and  $h_{FE}$  at  $I_{CM}$ ). One method is to plot fall time as a function of  $L_B$ , at the desired conditions, for several devices within the  $h_{FE}$  specification. A more informative method is to plot power dissipation versus  $I_{B1}$  for a range of values of  $L_B$  as shown

in Figures 4 and 5. This shows the parameter that really matters, dissipation, whether caused by switching or by saturation. The negative slope of these curves at the left (low  $I_{B1}$ ) is caused by saturation losses. The positive slope portion at higher  $I_{B1}$ , and low values of  $L_B$  is due to switching losses as described above. Note that for very low  $L_B$  a very narrow optimum is obtained. This occurs when  $I_{B1} h_{FE} = I_{CM}$ , and therefore would be acceptable only for the "typical" device with constant  $I_{CM}$ . As  $L_B$  is increased, the curves become broader and flatter above the  $I_{B1} h_{FE} = I_{CM}$  point as the turn-off "tails" are brought under control. Eventually, if  $L_B$  is raised too far, the dissipation all across the curve will rise, due to poor initiation of switching rather than tailing. Plotting this type of curve family for devices of different  $h_{FE}$ , essentially moves the curves to the left or right according to the relation  $I_{B1} h_{FE} = \text{constant}$ . It then becomes obvious that, for a specified  $I_{CM}$ , an  $L_B$  can be chosen which will give low dissipation over a range of  $h_{FE}$  and/or  $I_{B1}$ . The only remaining decision is to pick  $I_{B1}$  high enough to accommodate the lowest  $h_{FE}$  part specified. Figure 8 gives values recommended for  $L_B$  and  $I_{B1}$  for this device over a wide range of  $I_{CM}$ . These values were chosen from a large number of curves like Figure 4 and Figure 5. Neither  $L_B$  nor  $I_{B1}$  are absolutely critical, as can be seen from the examples shown, and values of Figure 8 are provided for guidance only.

TEST CIRCUIT WAVEFORMS

FIGURE 2





FIGURE 3



TEST CIRCUIT OPTIMIZATION

The test circuit may be used to evaluate devices in the conventional manner, i.e., to measure fall time, storage time, and saturation voltage. However, this circuit was designed to evaluate devices by a simple criterion, power supply input. Excessive power input can be caused by a variety of problems, but it is the dissipation in the transistor that is of fundamental importance.

Once the required transistor operating current is determined, fixed circuit values may be selected from the table. Factory testing is performed by reading the current meter only, since the input power is proportional to current. No adjustment of the test apparatus is required.

1.3





FIGURE 4 – OPTIMIZING DRIVE @  $I_C = 3.5$  AFIGURE 5 – OPTIMIZING DRIVE @  $I_C = 4.5$  AFIGURE 6 – SWITCHING BEHAVIOR versus TEMPERATURE  
 $I_{CM} = 3.5$  A,  $I_B = 1.5$  A,  $L_B = 14 \mu H$ FIGURE 7 – SWITCHING BEHAVIOR versus TEMPERATURE  
 $I_{CM} = 4.5$  A,  $I_B = 1.75$  A,  $L_B = 8 \mu H$ 

FIGURE 8 – OPTIMUM DRIVE CONDITIONS



FIGURE 9 – SWITCHING BEHAVIOR versus  $I_{CM}$ 

FIGURE 10 – THERMAL RESPONSE




FIGURE 11 – COLLECTOR SATURATION REGION




FIGURE 12 – DC CURRENT GAIN




FIGURE 13 – "ON" VOLTAGES





FIGURE 14 – MAXIMUM FORWARD BIAS SAFE OPERATING AREA






# 1.3

## NPN SILICON HORIZONTAL DEFLECTION TRANSISTOR WITH INTEGRATED DAMPER DIODE

... specifically designed for use in large screen color deflection circuits

- $V_{CES} = 1500$  V;  
 $V_{CEO(sus)} = 700$  V (min)
- Low saturation:  
 $V_{CE(sat)} = 1.0$  V (max) @  $I_C = 4.5$  Adc




### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}$	700	Vdc
Collector-Emitter Voltage ( $R_{BE} = 0$ )	$V_{CES}$	1500	Vdc
Emitter Base Voltage	$V_{EB}$	5.0	Vdc
Collector Current — Continuous	$I_C$	5.0	Adc
— Peak	$I_{CM}$	7.5	Adc
Base Current — Peak	$I_B$	3.5	Adc
Total Device Dissipation $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	60 0.666	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to 115	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.5	$^\circ\text{C/W}$


FIGURE 1 — POWER DERATING



5 AMPERES

## NPN SILICON POWER TRANSISTORS

1500 VOLTS  
60 WATTS



### NOTES:

1. DIMENSIONS Q AND V ARE DATUMS.
2. [T] IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Ø.

- STYLE 1  
PIN 1. BASE  
2. EMITTER  
CASE COLLECTOR

FOR LEADS:

◆  $\frac{1}{16}$  (0.006) (T) V (Q) (Q)

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	0.35	7.62	0.250	0.300
D	0.97	1.08	0.038	0.043
E	1.40	1.78	0.055	0.070
F	20.15 BSC	—	0.791 BSC	—
G	10.52 BSC	—	0.414 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	6.88 BSC	—	0.269 BSC	—
K	11.18 ± 0.12	—	0.440 ± 0.005	—
Q	3.81	4.19	0.150	0.165
R	26.67	—	1.050	—
U	4.83	5.23	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05  
TO-204AA (Type)  
(Formerly TO-3)

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

## OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage (1) ( $I_C = 100\text{ mAdc}$ , $I_B = 0$ , $L = 25\text{ mH}$ , $V_{\text{clamp}} = 800\text{ V}$ )	$V_{\text{CEO(sus)}}$	700	—	Vdc
Collector Cutoff Current ( $V_{\text{CE}} = 1500\text{ Vdc}$ , $V_{\text{BE}} = 0$ )	$I_{\text{CES}}$	—	1.0	mAdc
Emitter Cutoff Current ( $V_{\text{EB}} = 5.0\text{ Vdc}$ , $I_C = 0$ )	$I_{\text{EBO}}$	—	300	mAdc

## ON CHARACTERISTICS (1)

Diode Forward Voltage ( $I_F = 4.0\text{ A}$ )	$V_F$	—	2.0	Vdc
Collector-Emitter Saturation Voltage ( $I_C = 4.5\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ )	$V_{\text{CE(sat)}}$	—	1.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 4.5\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ )	$V_{\text{BE(sat)}}$	—	1.5	Vdc

## SWITCHING CHARACTERISTICS (Inductive Load)

Fall Time ( $I_C(\text{end}) = 4.5\text{ Adc}$ , $V_{\text{CC}} = 140\text{ Vdc}$ , $I_B(\text{end}) = 1.8\text{ A}$ , $L_C = 0.9\text{ mH}$ , $L_B = 10\text{ }\mu\text{H}$ )	$t_f$	—	0.6 (typ)	$\mu\text{s}$
--	-------	---	-----------	---------------

(1) Pulse Test:  $PW = 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 3\%$ .






**NPN POWER TRANSISTORS**

These devices are high voltage, high speed transistors for horizontal deflection output stages of TV's and CRT's.

- High Voltage:  
 $V_{CEV} = 330$  or  $400$  V
- Fast Switching Speed:  
 $t_f = 750$  ns (max)
- Low Saturation Voltage:  
 $V_{CE(sat)} = 1.0$  V (max) @  $5.0$  A
- Packaged in Compact JEDEC TO-220AB

**7.0 AMPERE  
NPN SILICON  
POWER TRANSISTORS  
60 WATTS  
150 and 200 VOLTS**




**MAXIMUM RATINGS**

Rating	Symbol	BU406	BU407	Unit
Collector-Emitter Voltage	$V_{CEO}$	200	150	Vdc
Collector-Emitter Voltage	$V_{CEV}$	400	330	Vdc
Collector-Base Voltage	$V_{CBO}$	400	330	Vdc
Emitter Base Voltage	$V_{EBO}$	6.0		Vdc
Collector Current — Continuous	$I_C$	7.0		Adc
Peak Repetitive		10		
Peak (10 ms)		15		
Base Current	$I_B$	4.0		Adc
Total Device Dissipation, $T_C = 25^\circ\text{C}$ Derate above $T_C = 25^\circ\text{C}$	$P_D$	.60 0.48		Watts W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{Stg}$	-65 to 150		°C

**THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max.	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.08	°C/W
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	70	°C/W
Lead Temperature for Soldering Purposes: 1/8" from Case for 5.0 Seconds	$T_L$	275	°C



STYLE 1  
PIN 1. BASE  
2. COLLECTOR  
3. EMITTER  
4. COLLECTOR

- NOTES  
1 DIMENSION H APPLIES TO ALL LEADS  
2 DIMENSION L APPLIES TO LEADS 1  
AND 3  
3 DIMENSION Z DEFINES A ZONE WHERE  
ALL BODY AND LEAD IRREGULARITIES  
ARE ALLOWED  
4 DIMENSIONING AND TOLERANCING PER  
ANSI Y14.5M, 1982  
5 CONTROLLING DIMENSION: INCH

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
E	3.61	3.73	0.142	0.147
F	2.41	2.67	0.095	0.105
G	2.79	3.93	0.110	0.155
H	0.36	0.56	0.014	0.022
J	12.70	14.27	0.500	0.562
K	1.14	1.39	0.045	0.055
L	4.83	5.33	0.190	0.210
M	2.54	3.04	0.100	0.120
N	2.04	2.79	0.080	0.110
P	1.14	1.39	0.045	0.055
Q	5.97	6.48	0.235	0.255
R	0.00	1.27	0.000	0.050
S	1.14	—	0.045	—
T	—	2.03	—	0.080

CASE 221A-02  
TO-220AB

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage <sup>(1)</sup> ( $I_C = 100\text{ mAdc}$ , $I_B = 0$ )	$V_{CE(sus)}$	200 150	— —	— —	Vdc
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEV}$ , $V_{BE} = 0$ ) ( $V_{CE} = \text{Rated } V_{CEO} + 50\text{ Vdc}$ , $V_{BE} = 0$ ) ( $V_{CE} = \text{Rated } V_{CEO} + 50\text{ Vdc}$ , $V_{BE} = 0$ , $T_C = 150^\circ\text{C}$ )	$I_{CES}$	— — —	— — —	5.0 0.1 1.0	mAdc
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mAdc
<b>ON CHARACTERISTICS (1)</b>					
Collector-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 0.5\text{ Adc}$ )	$V_{CE(sat)}$	—	—	1.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 0.5\text{ Adc}$ )	$V_{BE(sat)}$	—	—	1.2	Vdc
<b>DYNAMIC CHARACTERISTICS</b>					
Current-Gain — Bandwidth Product ( $I_C = 0.5\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ , $f_{test} = 20\text{ MHz}$ )	$f_T$	10	—	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 1.0\text{ MHz}$ )	$C_{ob}$	—	80	—	pF
<b>SWITCHING CHARACTERISTICS</b>					
Inductive Load Crossover Time ( $V_{CC} = 40\text{ Vdc}$ , $I_C = 5.0\text{ Adc}$ , $I_{B1} = I_{B2} = 0.5\text{ Adc}$ , $L = 150\text{ }\mu\text{H}$ )	$t_c$	—	—	0.75	$\mu\text{s}$

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 1\%$ .

FIGURE 1 — DC CURRENT GAIN





FIGURE 2 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA



# BU806 BU807




**MOTOROLA**

1.3


## NPN DARLINGTON POWER TRANSISTORS

These Darlington transistors are high voltage, high speed devices for horizontal deflection circuits in TV's and CRT's.

- High Voltage:  $V_{CEV} = 330$  or  $400$  V
- Fast Switching Speed:  
 $t_c = 1.0 \mu s$  (max)
- Low Saturation Voltage:  
 $V_{CE(sat)} = 1.5$  V (max)
- Packaged in JEDEC TO-220AB
- Damper Diode  $V_F$  is specified.  
 $V_F = 2.0$  V (max)



**8.0 AMPERE  
DARLINGTON  
NPN POWER  
TRANSISTORS  
60 WATTS  
150 and 200 VOLTS**




## MAXIMUM RATINGS

Rating	Symbol	BU806	BU807	Unit
Collector-Emitter Voltage	$V_{CE0}$	200	150	Vdc
Collector-Emitter Voltage	$V_{CEV}$	400	330	Vdc
Collector-Base Voltage	$V_{CBO}$	400	330	Vdc
Emitter-Base Voltage	$V_{EBO}$	6.0		Vdc
Collector Current — Continuous	$I_C$	8.0		Adc
— Peak		15		
Emitter-Collector Diode Current	$I_F$	10		Adc
Base Current	$I_B$	2.0		Adc
Total Device Dissipation, $T_C = 25^\circ C$ Derate above $T_C = 25^\circ C$	$P_D$	60	0.48	Watts W/ $^\circ C$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to 150		$^\circ C$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.08	$^\circ C/W$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	70	$^\circ C/W$
Lead Temperature for Soldering Purposes, 1/8" from Case for 5.0 Seconds	$T_L$	275	$^\circ C$



- NOTES:  
1. DIMENSION H APPLIES TO ALL LEADS  
2. DIMENSION L APPLIES TO LEADS 1 AND 2  
3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED  
4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1982  
5. CONTROLLING DIMENSION: INCH

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.75	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

**CASE 221A-02  
TO-220AB**

ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Collector-Emitter Sustaining Voltage (1) (I <sub>C</sub> = 100 mA <sub>dc</sub> , I <sub>B</sub> = 0)	BU806 BU807	V <sub>CE(sus)</sub>	200 150	— —	— —	V <sub>dc</sub>
Collector Cutoff Current (V <sub>CE</sub> = Rated V <sub>CE0</sub> , V <sub>BE</sub> = 0)		I <sub>CES</sub>	—	—	100	μA <sub>dc</sub>
Collector Cutoff Current (V <sub>CE</sub> = Rated V <sub>CEV</sub> , V <sub>BE(off)</sub> = 6.0 V <sub>dc</sub> )		I <sub>CEV</sub>	—	—	100	μA <sub>dc</sub>
Emitter Cutoff Current (V <sub>EB</sub> = 6.0 V <sub>dc</sub> , I <sub>C</sub> = 0)		I <sub>EBO</sub>	—	—	3.0	mA <sub>dc</sub>
ON CHARACTERISTICS (1)						
Collector-Emitter Saturation Voltage (I <sub>C</sub> = 5.0 A <sub>dc</sub> , I <sub>B</sub> = 50 mA <sub>dc</sub> )		V <sub>CE(sat)</sub>	—	—	1.5	V <sub>dc</sub>
Base-Emitter Saturation Voltage (I <sub>C</sub> = 5.0 A <sub>dc</sub> , I <sub>B</sub> = 50 mA <sub>dc</sub> )		V <sub>BE(sat)</sub>	—	—	2.4	V <sub>dc</sub>
Emitter-Collector Diode Forward Voltage (I <sub>F</sub> = 4.0 A <sub>dc</sub> )		V <sub>F</sub>	—	—	2.0	V <sub>dc</sub>
SWITCHING CHARACTERISTICS						
Turn-On Time	(Resistive Load, V <sub>CC</sub> = 100 V <sub>dc</sub> , I <sub>C</sub> = 5.0 A <sub>dc</sub> , I <sub>B1</sub> = 50 mA <sub>dc</sub> , I <sub>B2</sub> = 500 mA <sub>dc</sub> )	t <sub>on</sub>	—	0.35	—	μs
Storage Time		t <sub>s</sub>	—	0.55	—	μs
Fall Time		t <sub>f</sub>	—	0.20	—	μs
Crossover Time		t <sub>c</sub>	—	0.40	1.0	μs
(I <sub>C</sub> = 5.0 A <sub>dc</sub> , I <sub>B1</sub> = 50 mA <sub>dc</sub> , V <sub>BE(off)</sub> = 4.0 V <sub>dc</sub> , V <sub>clamp</sub> = 200 V <sub>dc</sub> , L = 500 μH)						

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 1%.

FIGURE 1 — DC CURRENT GAIN





FIGURE 2 — SAFE OPERATING AREA (FBSOA)



# D40C1 D40C2 D40C4 D40C5

1.3



MOTOROLA


## NPN SILICON DARLINGTON AMPLIFIER TRANSISTORS

... designed for amplifier and driver applications where high gain is an essential requirement, low power lamp and relay drivers and power drivers for high-current applications such as voltage regulators.

- High DC Current Gain —  
 $h_{FE} = 40,000$  (Min) @  $I_C = 200$  mAdc — D40C2, 5
- Collector-Emitter Breakdown Voltage —  
 $BV_{CEO} = 40$  Vdc (Min) @  $I_C = 10$  mAdc — D40C4, 5
- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 1.5$  Vdc (Max) @  $I_C = 500$  mAdc
- Duowatt Package —  
2 Watts Free Air Dissipation @  $T_A = 25^\circ\text{C}$

## DUOWATT

## NPN SILICON DARLINGTON AMPLIFIER TRANSISTORS



Tab forming and TO-5 lead forming available on special request.

## MAXIMUM RATINGS

Rating	Symbol	D40C1,2	D40C4,5	Unit
Collector-Emitter Voltage	$V_{CEO}$	30	40	Vdc
Collector-Emitter Voltage	$V_{CES}$	30	40	Vdc
Emitter-Base Voltage	$V_{EBO}$	13		Vdc
Collector Current — Continuous	$I_C$	0.5		Adc
Peak (1)		1.0		
Base Current — Continuous	$I_B$	100		mAdc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.67		Watts
Derate above $25^\circ\text{C}$ (2)		13.3		mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	6.25		Watts
Derate above $25^\circ\text{C}$		50		mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150		$^\circ\text{C}$
Solder Temperature, 1/16" from Case for 10 Seconds	—	260		$^\circ\text{C}$


## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	20	$^\circ\text{C}/\text{W}$

(1) Pulse Width  $< 25$  ms, Duty Cycle  $< 50\%$ .

(2) The actual power dissipation capability of Duowatt transistors are 2 W @  $T_A = 25^\circ\text{C}$ .

STYLE 1:  
PIN 1. EMITTER  
2. BASE  
3. COLLECTOR  
4. COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	8.14	0.310	0.360

TO-202AC  
CASE 306-04

**ELECTRICAL CHARACTERISTICS** ( $T_A = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Breakdown Voltage (1) ( $I_C = 10 \text{ mAdc}$ , $V_{BE} = 0$ )	$BV_{CEO}$	30 40	—	Vdc
Collector Cutoff Current ( $V_{CB} = \text{Rated } V_{CES}$ , $I_E = 0$ , $T_J = 150^\circ\text{C}$ )	$I_{CBO}$	—	20	$\mu\text{Adc}$
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CES}$ , $V_{BE} = 0$ )	$I_{CES}$	—	0.5	$\mu\text{Adc}$
Emitter Cutoff Current ( $V_{EB} = 13 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	100	nAdc

**ON CHARACTERISTICS (1)**


Current Gain ( $I_C = 200 \text{ mAdc}$ , $V_{CE} = 5.0 \text{ Vdc}$ )	$h_{FE}$	10,000 40,000	60,000 —	—
Collector-Emitter Saturation Voltage ( $I_C = 500 \text{ mAdc}$ , $I_B = 0.5 \text{ mAdc}$ )	$V_{CE(sat)}$	—	1.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 500 \text{ mAdc}$ , $I_B = 0.5 \text{ mAdc}$ )	$V_{BE(sat)}$	—	2.0	Vdc

**DYNAMIC CHARACTERISTICS**

Collector Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 1.0 \text{ MHz}$ )	$C_{cb}$	—	10	pF
High Frequency Current Gain ( $I_C = 20 \text{ mA}$ , $V_{CE} = 5 \text{ Vdc}$ , $f = 100 \text{ MHz}$ )	$h_{fe}$	1.0	—	—
Input Impedance ( $I_C = 20 \text{ mA}$ , $V_{CE} = 5 \text{ Vdc}$ , $f = 1 \text{ kHz}$ )	$h_{ie}$	50	—	Ohms

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .**TYPICAL CHARACTERISTICS**

FIGURE 1 — ACTIVE-REGION SAFE-OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 150^\circ\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



## TYPICAL CHARACTERISTICS (continued)

1.3

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – "ON" VOLTAGES




FIGURE 4 – COLLECTOR SATURATION REGION




FIGURE 5 – TEMPERATURE COEFFICIENT





FIGURE 6 – THERMAL RESPONSE





# MOTOROLA

NPN  
**D40D**  
PNP  
**D41D**

1.3


## COMPLEMENTARY SILICON ANNULAR AMPLIFIER TRANSISTORS

... designed for general-purpose, medium-voltage, medium power amplifier and driver applications; series, shunt and switching regulators, and low and high frequency inverters and converters.

- Duowatt Package — 2 Watts Free Air Dissipation @  $T_A = 25^\circ\text{C}$

## DUOWATT

## COMPLEMENTARY SILICON AMPLIFIER TRANSISTORS



Tab forming and TO-5 lead forming available on special request.

## MAXIMUM RATINGS

Rating	Symbol	D40/41D 1,2	D40/41D 4,5	D40/41D 7,8	D40/41D 10,11,13,14	Unit
Collector-Emitter Voltage	$V_{CE0}$	30	45	60	75	Vdc
Collector-Emitter Voltage	$V_{CES}$	45	60	75	90	Vdc
Emitter-Base Voltage	$V_{EBO}$	5.0				Vdc
Collector Current — Continuous	$I_C$	1.0				Adc
Peak (1)		2.0				
Base Current	$I_B$	100				mA dc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.67				Watts
Derate above $25^\circ\text{C}$ (2)		13.3				mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	6.25				Watts
Derate above $25^\circ\text{C}$		50				mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150				$^\circ\text{C}$
Solder Temperature, 1/16" from Case for 10 Seconds	—	260				$^\circ\text{C}$


## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	20	$^\circ\text{C}/\text{W}$

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ .

(2) The actual power dissipation capability of Duowatt transistors is 2 W @  $T_A = 25^\circ\text{C}$ .

STYLE 1:  
PIN 1. EMITTER  
2. BASE  
3. COLLECTOR  
4. COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

TO-202AC  
CASE 306-04

# D40D, NPN, D41D, PNP

1.3

## ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Breakdown Voltage ( $I_C = 10\text{ mAdc}$ , $I_B = 0$ )	$BV_{CEO}$	30 45 60 75	— — — —	Vdc
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CES}$ )	$I_{CES}$	—	100	nAdc
Emitter Cutoff Current ( $V_{EB} = 5.0\text{ Vdc}$ )	$I_{EBO}$	—	100	nAdc
<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 100\text{ mAdc}$ , $V_{CE} = 2.0\text{ Vdc}$ )	$h_{FE}$	50 120	150 360	—
( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 2.0\text{ Vdc}$ )		10 10 20	— — —	
Collector-Emitter Saturation Voltage ( $I_C = 500\text{ mAdc}$ , $I_B = 50\text{ mAdc}$ )	$V_{CE(sat)}$	— — —	0.5 1.0 1.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 500\text{ mAdc}$ , $I_B = 50\text{ mAdc}$ )	$V_{BE(sat)}$	—	1.5	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current Gain — Bandwidth Product ( $I_C = 20\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 20\text{ MHz}$ )	$f_T$	75	375	MHz
Collector-Base Capacitance ( $V_{CB} = 20\text{ Vdc}$ , $I_E = 0$ , $f = 1\text{ MHz}$ )	$C_{cb}$	— —	12 18	pF
		D40D series		
		D41D series		

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

## TYPICAL CHARACTERISTICS

FIGURE 1 — CURRENT-GAIN-BANDWIDTH PRODUCT





FIGURE 2 — CAPACITANCES



TYPICAL CHARACTERISTICS (continued)

D40D series

FIGURE 3 — DC CURRENT GAIN

D41D series





FIGURE 4 — "ON" VOLTAGE







FIGURE 5 — COLLECTOR SATURATION REGION



## TYPICAL CHARACTERISTICS (continued)

1.3

FIGURE 6 - THERMAL RESPONSE






FIGURE 7 - ACTIVE-REGION SAFE-OPERATING AREA




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.



The data of Figure 7 is based on  $T_J(pk) = 150^\circ C$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) \leq 150^\circ C$ .  $T_J(pk)$  may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 8 - POWER DERATING



**MOTOROLA**

NPN	PNP
<b>D40E1</b>	<b>D41E1</b>
<b>D40E5</b>	<b>D41E5</b>
<b>D40E7</b>	<b>D41E7</b>

**1.3**


### COMPLEMENTARY SILICON ANNULAR AMPLIFIER TRANSISTORS

... designed for general-purpose, medium-voltage, medium power amplifier and driver applications; series, shunt and switching regulators, and low and high frequency inverters and converters.

- Duowatt Package — 2 Watts Free Air Dissipation @  $T_A = 25^\circ\text{C}$

### DUOWATT

### COMPLEMENTARY SILICON AMPLIFIER TRANSISTORS



Tab forming and TO-5 lead forming available on special request.

### MAXIMUM RATINGS


Rating	Symbol	D40/41E1	D40/41E5	D40/41E7	Unit
Collector-Emitter Voltage	$V_{CE0}$	30	60	80	Vdc
Collector-Emitter Voltage	$V_{CES}$	40	70	90	Vdc
Emitter-Base Voltage	$V_{EBO}$	5.0			Vdc
Collector Current — Continuous Peak (1)	$I_C$	2			Adc
		3			Adc
Base Current	$I_B$	0.5			mAdc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$ (2)	$P_D$	1.67			Watts
		13.3			mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	8			Watts
		64			mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_{J, T_{stg}}$	55 to +150			$^\circ\text{C}$
Solder Temperature, 1/16" from Case for 10 Seconds	—	260			$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	15.6	$^\circ\text{C/W}$

NOTES 1. Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ .

2. The actual power dissipation capability of Duowatt transistors are 2 W @  $T_A = 25^\circ\text{C}$ .



DIM	MILLIMETERS			INCHES		
	MIN	MAX		MIN	MAX	
A	21.84	22.35		0.860	0.880	
B	9.91	10.41		0.390	0.410	
C	4.39	4.65		0.173	0.183	
D	0.58	0.74		0.023	0.029	
F	3.56	4.06		0.140	0.160	
G	2.41	2.67		0.095	0.105	
H	1.70	1.96		0.067	0.077	
J	0.48	0.66		0.019	0.026	
K	12.19	12.95		0.480	0.510	
L	1.65	2.03		0.065	0.080	
N	9.91	10.16		0.390	0.400	
Q	3.56	3.81		0.140	0.150	
R	1.07	1.75		0.042	0.068	
T	7.87	9.14		0.310	0.360	

TO-202AC  
CASE 306-04



**NPN D40E1, D40E5, D40E7**  
**PNP D41E1, D41E5, D41E7**

**1.3**


**ELECTRICAL CHARACTERISTICS** ( $T_A = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Breakdown Voltage ( $I_C = 10 \text{ mAdc}$ , $I_B = 0$ )	$BV_{CEO}$	30 60 80	— — —	Vdc
Emitter Cutoff Current ( $V_{EB} = 5.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	100	nAdc
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CES}$ )	$I_{CES}$	—	100	nAdc
<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 100 \text{ mAdc}$ , $V_{CE} = 2.0 \text{ Vdc}$ $I_B = 1.0 \text{ Adc}$ , $V_{CE} = 2.0 \text{ Vdc}$ )	$h_{FE}$	50 10	— —	—
Collector-Emitter Saturation Voltage ( $I_C = 1.0 \text{ Adc}$ , $I_B = 100 \text{ mAdc}$ )	$V_{CE(sat)}$	—	1.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 1.0 \text{ Adc}$ , $I_B = 100 \text{ mAdc}$ )	$V_{BE(sat)}$	—	1.3	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current Gain — Bandwidth Product ( $I_C = 20 \text{ mA}$ , $V_{CE} = 10 \text{ Vdc}$ , $f = 20 \text{ MHz}$ )	$f_T$	75	375	MHz
Collector-Base Capacitance ( $V_{CB} = 20 \text{ Vdc}$ , $I_E = 0$ , $f = 1 \text{ MHz}$ )	$C_{cb}$	— —	12 18	pF


(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

**TYPICAL CHARACTERISTICS**

**FIGURE 1 — CURRENT GAIN-BANDWIDTH PRODUCT**



**FIGURE 2 — CAPACITANCES**



TYPICAL CHARACTERISTICS (continued)

1.3

D40E series

D41E series

FIGURE 3 — DC CURRENT GAIN





FIGURE 4 — "ON" VOLTAGE







FIGURE 5 — COLLECTOR SATURATION REGION



NPN D40E1, D40E5, D40E7  
PNP D41E1, D41E5, D41E7

1.3

TYPICAL CHARACTERISTICS (continued)

FIGURE 6 – THERMAL RESPONSE






FIGURE 7 – ACTIVE-REGION SAFE-OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.



The data of Figure 7 is based on  $T_J(pk) = 150^{\circ}\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) \leq 150^{\circ}\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.




FIGURE 8 – POWER DERATING



# MOTOROLA

NPN  
**D40K**  
PNP  
**D41K**

1.3


## COMPLEMENTARY SILICON DARLINGTON AMPLIFIER TRANSISTORS

... designed for amplifier and driver applications where high gain is an essential requirement, low power lamp and relay drivers and power drivers for high-current applications such as voltage regulators.

- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 1.5 \text{ Vdc (Max) @ } I_C = 1.5 \text{ Adc for D40,41K1,2}$
- Duowatt Package —  
2 Watts Free Air Dissipation @  $T_A = 25^\circ\text{C}$

## DUOWATT

## COMPLEMENTARY SILICON DARLINGTON AMPLIFIER TRANSISTORS



Tab forming and TO-5 lead forming available on special request.

## MAXIMUM RATINGS

Rating	Symbol	D40/41K 1, 3	D40/41K 2, 4	Unit
Collector-Emitter Voltage	$V_{CEO}$	30	50	Vdc
Collector-Emitter Voltage	$V_{CES}$	30	50	Vdc
Emitter-Base Voltage	$V_{EBO}$	13		Vdc
Collector Current — Continuous	$I_C$	2.0		Adc
Peak (1)		3.0		
Base Current — Continuous	$I_B$	100		mAdc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.67		Watts
Derate above $25^\circ\text{C}$ (2)		13.3		mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	10		Watts
Derate above $25^\circ\text{C}$		80		mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150		$^\circ\text{C}$
Solder Temperature, 1/16" from Case for 10 Seconds	—	260		$^\circ\text{C}$


## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$

1. Pulse Width  $\leq 25 \text{ ms}$ , Duty Cycle  $\leq 50\%$ .
2. The actual power dissipation capability of Duowatt transistors are  $2 \text{ W @ } T_A = 25^\circ\text{C}$ .

STYLE 1:

1. EMITTER
2. BASE
3. COLLECTOR
4. COLLECTOR





DIM	MILLIMETERS			INCHES		
	MIN	MAX		MIN	MAX	
A	21.84	22.35		0.860	0.880	
B	9.91	10.41		0.390	0.410	
C	4.39	4.65		0.173	0.183	
D	0.58	0.74		0.023	0.029	
F	3.56	4.06		0.140	0.160	
G	2.41	2.67		0.095	0.105	
H	1.70	1.96		0.067	0.077	
J	0.48	0.66		0.019	0.026	
K	12.19	12.95		0.480	0.510	
L	1.65	2.03		0.065	0.080	
N	9.91	10.16		0.390	0.400	
Q	3.56	3.81		0.140	0.150	
R	1.07	1.75		0.042	0.069	
T	7.87	9.14		0.310	0.360	

TO-202AC  
CASE 306-04

**ELECTRICAL CHARACTERISTICS** ( $T_A = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic		Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Breakdown Voltage (1)	D40,41K1,3 D40,41K2,4	$BV_{CEO}$	30 50	—	Vdc
Collector Cutoff Current ( $V_{CB} = \text{Rated } V_{CES}, I_E = 0, T_J = 150^\circ\text{C}$ )		$I_{CBO}$	—	20	$\mu\text{Adc}$
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CES}, V_{BE} = 0$ )		$I_{CES}$	—	0.5	$\mu\text{Adc}$
Emitter Cutoff Current ( $V_{EB} = 13 \text{ Vdc}, I_C = 0$ )		$I_{EBO}$	—	100	nAdc
<b>ON CHARACTERISTICS (1)</b>					
DC Current Gain ( $I_C = 200 \text{ mAdc}, V_{CE} = 5.0 \text{ Vdc}$ ) ( $I_C = 1.5 \text{ Adc}, V_{CE} = 5.0 \text{ Vdc}$ ) ( $I_C = 1.0 \text{ Adc}, V_{CE} = 5.0 \text{ Vdc}$ )	All Devices D40,41K1,2 D40,41K3,4	$h_{FE}$	10,000 1,000 1,000	— — —	—
Collector-Emitter Saturation Voltage ( $I_C = 1.5 \text{ Adc}, I_B = 3.0 \text{ mAdc}$ ) ( $I_C = 1.0 \text{ Adc}, I_B = 2.0 \text{ mA}$ )	D40,41K1,2 D40,41K3,4	$V_{CE(sat)}$	— —	1.5 1.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 1.5 \text{ Adc}, I_B = 3.0 \text{ mAdc}$ ) ( $I_C = 1.0 \text{ Adc}, I_B = 2.0 \text{ mAdc}$ )	D40,41K1,2 D40,41K3,4	$V_{BE(sat)}$	— —	2.5 2.5	Vdc
<b>DYNAMIC CHARACTERISTICS</b>					
Collector Capacitance ( $V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 1.0 \text{ MHz}$ )	D40K series D41K series	$C_{cb}$	— —	10 25	pF
High Frequency Current Gain ( $I_C = 20 \text{ mA}, V_{CE} = 5 \text{ Vdc}, f = 100 \text{ MHz}$ )		$ h_{fe} $	1.0	—	—

1. Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .**TYPICAL CHARACTERISTICS****FIGURE 1 — DC SAFE OPERATING AREA****FIGURE 2 — POWER DERATING**

TYPICAL CHARACTERISTICS (continued)

1.3

DC CURRENT GAIN

FIGURE 3 – (D40K series)





FIGURE 4 – (D41K series)



"ON" VOLTAGES

FIGURE 5 – (D40K series)




FIGURE 6 – (D41K series)





FIGURE 7 – THERMAL RESPONSE





## TYPICAL CHARACTERISTICS (continued)

1.3

## CAPACITANCE

FIGURE 8 — (D40K series)





FIGURE 9 — (D41K series)



## HIGH FREQUENCY CURRENT GAIN

FIGURE 10 — (D40K series)






FIGURE 11 — (D41K series)



**MOTOROLA****D40N1  
D40N2****D40N3  
D40N4****1.3****NPN SILICON ANNULAR  
HIGH VOLTAGE AMPLIFIER TRANSISTORS**

... designed for high-voltage TV video and chroma output circuits, high-voltage linear amplifiers, and high-voltage transistor regulators.

- High Collector-Emitter Breakdown Voltage —  
 $V_{CE} = 300 \text{ Vdc (Min)} @ I_C = 1.0 \text{ mA}$  — D40N3, 4
- Low Collector-Base Capacitance —  
 $C_{cb} = 3.0 \text{ pF (Max)} @ V_{CB} = 20 \text{ Vdc}$
- Duowatt Package —  
2 Watts Free Air Dissipation @  $T_A = 25^\circ\text{C}$

**DUOWATT  
NPN SILICON  
AMPLIFIER TRANSISTORS**

Tab forming and TO-5 lead forming available on special request.

**MAXIMUM RATINGS**

Rating	Symbol	D40N1, 2	D40N3, 4	Unit
Collector-Emitter Voltage (1, 2)	$V_{CE}$	250	300	Vdc
Collector-Base Voltage	$V_{CB}$	250	300	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0		Vdc
Collector Current — Continuous	$I_C$	0.1		Adc
— Peak		0.7		
Base Current	$I_B$	250		mA
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.67 (3)		Watts
Derate above $25^\circ\text{C}$		13.3		mW/°C
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	6.25		Watts
Derate above $25^\circ\text{C}$		50		mW/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150		°C
Solder Temperature, 1/16" from Case for 10 Seconds		260		°C


**THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	°C/W
Thermal Resistance, Junction to Case	$R_{\theta JC}$	20	°C/W

(1)  $I_C = 1.0 \text{ mA}$ ,  $R_{BE} = 10 \text{ k}\Omega$ .

(2) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

(3) The actual power dissipation capability of Duowatt transistors is  $2 \text{ W} @ T_A = 25^\circ\text{C}$ .



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
E	3.56	4.06	0.140	0.160
F	2.41	2.67	0.095	0.105
G	1.70	1.96	0.067	0.077
H	0.48	0.66	0.019	0.026
I	12.19	12.95	0.480	0.510
J	1.65	2.03	0.065	0.080
K	9.91	10.16	0.390	0.400
L	3.56	3.81	0.140	0.150
M	1.07	1.75	0.042	0.069
N	7.87	9.14	0.310	0.360

TO-202AC  
CASE 306-04

# D40N1, D40N2, D40N3, D40N4

1.3


## ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Breakdown Voltage (1) ( $I_C = 1.0\text{ mA}$ , $I_B = 0$ , $R_{BE} = 10\text{ k}\Omega$ )	$BV_{CE}$	250 300	— —	Vdc
Collector Cutoff Current ( $V_{CB} = 250\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 300\text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	— —	10 10	$\mu\text{Adc}$
Emitter Cutoff Current ( $V_{BE} = 5.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	10	$\mu\text{Adc}$
<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 4.0\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ )	$h_{FE}$	20 30	— —	—
( $I_C = 20\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ )		30 60	90 180	
( $I_C = 40\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ )		20 30	— —	
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain — Bandwidth Product ( $I_C = 20\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 20\text{ MHz}$ )	$f_T$	50	—	MHz
Collector-Base Capacitance ( $V_{CB} = 20\text{ Vdc}$ , $I_E = 0$ , $f = 1.0\text{ MHz}$ )	$C_{cb}$	—	3.0	pF

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

## TYPICAL CHARACTERISTICS

FIGURE 1 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on  $T_J(pk) = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) \leq 150^\circ\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## TYPICAL CHARACTERISTICS (continued)

1.3

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – "ON" VOLTAGES




FIGURE 4 – COLLECTOR SATURATION REGION




FIGURE 5 – TEMPERATURE COEFFICIENTS





FIGURE 6 – THERMAL RESPONSE



**D40P1  
D40P3  
D40P5**



**MOTOROLA**

**1.3**


**NPN SILICON ANNULAR  
HIGH VOLTAGE AMPLIFIER TRANSISTORS**

... designed for horizontal drive applications, high-voltage linear amplifiers, and high-voltage transistor regulators.

- High Collector-Emitter Breakdown Voltage –  
 $V_{CE0} = 225 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc} - \text{D40P5}$
- Low Collector-Emitter Saturation Voltage –  
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) @ } I_C = 100 \text{ mAdc}$
- Duowatt Package –  
2 Watts Free Air Dissipation @  $T_A = 25^\circ\text{C}$

**DUOWATT**

**NPN SILICON  
AMPLIFIER TRANSISTORS**



Tab forming and TO-5 lead forming available on special request.

**MAXIMUM RATINGS**


Rating	Symbol	D40P1	D40P3	D40P5	Unit
Collector-Emitter Voltage	$V_{CE0}$	120	180	225	Vdc
Collector-Base Voltage	$V_{CBO}$	200	250	300	Vdc
Emitter-Base Voltage	$V_{EBO}$	7.0			Vdc
Collector Current – Continuous Peak (1)	$I_C$	0.5			Adc
		1.0			
Base Current	$I_B$	100			mAdc
Total Power Dissipation @ $T_A = 25^{\circ}\text{C}$ Derate above $25^{\circ}\text{C}$	$P_D$	1.67 (2)			Watts mW/ $^{\circ}\text{C}$
		13.3			
Total Power Dissipation @ $T_C = 25^{\circ}\text{C}$ Derate above $25^{\circ}\text{C}$	$P_D$	6.25			Watts mW/ $^{\circ}\text{C}$
		50			
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150			$^{\circ}\text{C}$
Solder Temperature, 1/16" from Case for 10 Seconds	—	260			$^{\circ}\text{C}$

**THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	20	$^\circ\text{C/W}$

(1) Pulse Test: Pulse Width  $\leq 1.0 \text{ ms}$ , Duty Cycle  $\leq 50\%$ .

(2) The actual power dissipation capability of Duowatt transistors is  $2 \text{ W @ } T_A = 25^\circ\text{C}$ .



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.81	10.41	0.390	0.410
C	4.39	4.85	0.173	0.193
D	0.58	0.74	0.023	0.029
E	3.56	4.06	0.140	0.160
F	2.41	2.67	0.095	0.105
G	1.70	1.96	0.067	0.077
H	0.48	0.66	0.019	0.025
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

TO-202AC  
CASE 306-04

ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted.)

Character	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Breakdown Voltage (1) ( $I_C = 1.0\text{ mA}$ , $I_E = 0$ )	$BV_{CEO}$	120 180 225	— — —	Vdc
Collector Cutoff Current ( $V_{CB} = 200\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 250\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 300\text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	— — —	10 10 10	$\mu\text{Adc}$
Emitter Cutoff Current ( $V_{EB} = 7.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	10	$\mu\text{Adc}$
<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 80\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ ) ( $I_C = 2.0\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ )	$h_{FE}$	40 20	— —	—
Collector-Emitter Saturation Voltage ( $I_C = 100\text{ mAdc}$ , $I_E = 10\text{ mAdc}$ )	$V_{CE(sat)}$	—	1.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 100\text{ mAdc}$ , $I_E = 10\text{ mAdc}$ )	$V_{BE(sat)}$	—	1.5	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain — Bandwidth Product ( $I_C = 80\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 20\text{ MHz}$ )	$f_T$	50	—	MHz
Collector-Base Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 1.0\text{ MHz}$ )	$C_{cb}$	—	6.0	pF
<b>SWITCHING CHARACTERISTICS</b>				
Storage Time ( $I_{C(on)} = 80\text{ mA}$ , $I_{B(on)} = 8.0\text{ mA}$ , $I_{B(off)} = 8.0\text{ mA}$ )	$t_s$	—	2.5	$\mu\text{s}$

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

## TYPICAL CHARACTERISTICS

FIGURE 1 — CURRENT-GAIN — BANDWIDTH PRODUCT





FIGURE 2 — CAPACITANCE





## TYPICAL CHARACTERISTICS (Continued)

FIGURE 3 – DC CURRENT GAIN




FIGURE 4 – "ON" VOLTAGE




FIGURE 5 – COLLECTOR SATURATION REGION




FIGURE 6 – TEMPERATURE COEFFICIENTS




FIGURE 7 – COLLECTOR CHARACTERISTICS





FIGURE 8 – COLLECTOR CUTOFF REGION



## TYPICAL CHARACTERISTICS (Continued)

FIGURE 9 – THERMAL RESPONSE




FIGURE 10 – ACTIVE REGION SAFE-OPERATING AREA





FIGURE 11 – POWER DERATING



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 10 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 10 may be found at any case temperature by using the appropriate curve on Figure 11.

$T_J(pk)$  may be calculated from the data in Figure 9. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

# NPN D44C Series PNP D45C Series



**MOTOROLA**

1.3

## COMPLEMENTARY SILICON POWER TRANSISTORS

... for general purpose driver or medium power output stages in CW or switching applications.

- Low Collector-Emitter Saturation Voltage — 0.5 V (Max)
- High  $f_t$  for Good Frequency Response
- Low Leakage Current

## MAXIMUM RATINGS

Rating	Symbol	D44C or D45C				Unit
		1,2, 3	4,5, 6	7,8, 9	10,11, 12	
Collector-Emitter Voltage	$V_{CEO}$	30	45	60	80	Vdc
Collector-Emitter Voltage	$V_{CES}$	40	55	70	90	Vdc
Emitter Base Voltage	$V_{EB}$	5.0				Vdc
Collector Current — Continuous Peak (1)	$I_C$	4.0 6.0				Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ @ $T_A = 25^\circ\text{C}$	$P_D$	30 1.67				Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J$ $T_{stg}$	-55 to 150				$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	4.2	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	$^\circ\text{C}$

(1) Pulse Width  $\leq 6.0$  ms, Duty Cycle  $\leq 50\%$ .



## ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
DC Current Gain ( $V_{CE} = 1.0$ Vdc, $I_C = 0.2$ Adc)	$h_{FE}$			—
	D44C3,6,9,12 D45C3,6,9,12 D45C2,5,8,11	40	120	
	D44C2,5,8,11	100	220	
	D44C1,4,7,10 D45C1,4,7,10	25	—	
( $V_{CE} = 1.0$ Vdc, $I_C = 1.0$ Adc)	D44C3,6,9,12 D45C3,6,9,12 D44C2,5,8,11	20	—	
( $V_{CE} = 1.0$ Vdc, $I_C = 2.0$ Adc)	D45C2,5,8,11 D44C1,4,7,10 D45C1,4,7,10	20 10	—	

4.0 AMPERE

## COMPLEMENTARY SILICON POWER TRANSISTORS

30-80 VOLTS



### NOTES:

1. DIMENSION H APPLIES TO ALL LEADS.
2. DIMENSION L APPLIES TO LEADS 1 AND 3.
3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.
4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
5. CONTROLLING DIMENSION: INCH.

DIM	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	—	0.045	—
Z	—	2.03	—	0.080

STYLE 1:  
PIN 1. BASE  
2. COLLECTOR  
3. EMITTER  
4. COLLECTOR

CASE 221A-02  
(TO-220AB)

**ELECTRICAL CHARACTERISTICS** ( $T_J = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CE}, V_{BE} = 0$ )	$I_{CES}$	—	—	10	$\mu\text{A}$
Emitter Cutoff Current ( $V_{EB} = 5.0 \text{ Vdc}$ )	$I_{EBO}$	—	—	100	$\mu\text{A}$

**ON CHARACTERISTICS**



Collector-Emitter Saturation Voltage ( $I_C = 1.0 \text{ Adc}, I_B = 50 \text{ mAdc}$ )	D44C/D45C2,3,5,6, 8,9,11,12	$V_{CE(sat)}$	—	—	$V_{dc}$
( $I_C = 1.0 \text{ Adc}, I_B = 100 \text{ mAdc}$ )	D44C/D45C1,4,7,10		—	—	
				0.5	
				0.5	
Base-Emitter Saturation Voltage ( $I_C = 1.0 \text{ Adc}, I_B = 100 \text{ mAdc}$ )		$V_{BE(sat)}$	—	—	$V_{dc}$
				1.3	

**DYNAMIC CHARACTERISTICS**

Collector Capacitance ( $V_{CB} = 10 \text{ Vdc}, f = 1.0 \text{ MHz}$ )	D44C Series D45C Series	$C_{cb}$	—	100 125	—	pF
Gain Bandwidth Product ( $I_C = 20 \text{ mA}, V_{CE} = 4.0 \text{ Vdc}, f = 20 \text{ MHz}$ )	D44C Series D45C Series	$f_T$	—	50 40	—	MHz

**SWITCHING TIMES**

Delay and Rise Times ( $I_C = 1.0 \text{ Adc}, I_{B1} = 0.1 \text{ Adc}$ )	D44C Series D45C Series	$t_d + t_r$	—	100 50	—	ns
Storage Time ( $I_C = 1.0 \text{ Adc}, I_{B1} = I_{B2} = 0.1 \text{ Adc}$ )	D44C Series D45C Series	$t_s$	—	500 500	—	ns
Fall Time ( $I_C = 1.0 \text{ Adc}, I_{B1} = I_{B2} = 0.1 \text{ Adc}$ )	D44C Series D45C Series	$t_f$	—	75 50	—	ns

**FIGURE 1 — DC CURRENT GAIN****FIGURE 2 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA**



**MOTOROLA**

**NPN**  
**D44E Series**  
**PNP**  
**D45E Series**

**1.3**

**COMPLEMENTARY SILICON POWER  
DARLINGTON TRANSISTORS**

... for general purpose power amplification and switching such as output or driver stages in applications such as switching regulators, converters and power amplifiers.

- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 2.0 \text{ V (Max) @ } 10 \text{ A}$
- High DC Current Gain — 1000 (Min) @ 5.0 Adc
- Complementary Pairs Simplifies Designs

**MAXIMUM RATINGS**


Rating	Symbol	D44E or D45E			Unit
		1	2	3	
Collector-Emitter Voltage	$V_{CEO}$	40	60	80	Vdc
Emitter Base Voltage	$V_{EB}$	7.0			Vdc
Collector Current — Continuous Peak (1)	$I_C$	10 20			A <sub>dc</sub>
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ @ $T_A = 25^\circ\text{C}$	$P_D$	50 1.67			Watts
Operating and Storage Junction Temperature Range	$T_{J, T_{stg}}$	-55 to 150			$^\circ\text{C}$

**THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	$^\circ\text{C}$

(1) Pulse Width  $\leq 6.0$  ms, Duty Cycle  $\leq 50\%$ .



**FIGURE 1 — TYPICAL DC CURRENT GAIN**



**DARLINGTON  
10 AMPERE**

**COMPLEMENTARY SILICON  
POWER TRANSISTORS**

**40-80 VOLTS  
50 WATTS**



**NOTES:**

1. DIMENSION H APPLIES TO ALL LEADS.
2. DIMENSION L APPLIES TO LEADS 1 AND 3 ONLY.
3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.
4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5 1973.
5. CONTROLLING DIMENSION: INCH.

DIM	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.69	0.025	0.035
E	3.51	3.77	0.140	0.147
F	2.41	2.67	0.095	0.105
G	2.79	3.33	0.110	0.135
H	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
M	4.83	5.37	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.64	2.79	0.100	0.110
S	1.14	1.39	0.045	0.055
T	3.57	6.48	0.235	0.255
U	0.99	1.27	0.039	0.050
V	1.14	-	0.045	-
Z	-	2.93	-	0.080



STYLE 1  
PIN 1. BASE  
2. COLLECTOR  
3. EMITTER  
4. COLLECTOR

**CASE 221A-02  
(TO-220AB)**

ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector Cutoff Current (V <sub>CE</sub> = Rated V <sub>CEO</sub> , V <sub>BE</sub> = 0)	I <sub>CES</sub>	—	—	10	μA
Emitter Cutoff Current (V <sub>EB</sub> = 7.0 Vdc)	I <sub>EBO</sub>	—	—	1.0	μA
ON CHARACTERISTICS (1)					
DC Current Gain (I <sub>C</sub> = 5.0 Adc, V <sub>CE</sub> = 5.0 Vdc)	h <sub>FE</sub>	1000	—	—	—
Collector-Emitter Saturation Voltage (I <sub>C</sub> = 5.0 Adc, I <sub>B</sub> = 10 mAcd) (I <sub>C</sub> = 10 Adc, I <sub>B</sub> = 20 mAcd)	V <sub>CE(sat)</sub>	—	—	1.5 2.0	Vdc
Base-Emitter Saturation Voltage (I <sub>C</sub> = 5.0 Adc, I <sub>B</sub> = 10 mAcd)	V <sub>BE(sat)</sub>	—	—	2.5	Vdc
DYNAMIC CHARACTERISTICS					
Collector Capacitance (V <sub>CB</sub> = 10 Vdc, f <sub>test</sub> = 1.0 MHz)	C <sub>CB0</sub>	—	—	130 220	pF
SWITCHING CHARACTERISTICS					
Delay and Rise Times (I <sub>C</sub> = 10 Adc, I <sub>B1</sub> = 20 mAcd)	t <sub>d</sub> + t <sub>r</sub>	—	0.6	—	μs
Storage Time (I <sub>C</sub> = 10 Adc, I <sub>B1</sub> = I <sub>B2</sub> = 20 mAcd)	t <sub>s</sub>	—	2.0	—	μs
Fall Time (I <sub>C</sub> = 10 Adc, I <sub>B1</sub> = I <sub>B2</sub> = 20 mAcd)	t <sub>f</sub>	—	0.5	—	μs

SAFE OPERATING AREA INFORMATION





**NPN**  
**D44H Series**  
**PNP**  
**D45H Series**



**MOTOROLA**

1.3

**COMPLEMENTARY SILICON POWER TRANSISTORS**


... for general purpose power amplification and switching such as output or driver stages in applications such as switching regulators, converters and power amplifiers.

- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 1.0 \text{ V (Max) @ } 8.0 \text{ A}$
- Fast Switching Speeds
- Complementary Pairs Simplifies Designs

**10 AMPERE**

**COMPLEMENTARY SILICON  
POWER TRANSISTORS**

**30-80 VOLTS**



**MAXIMUM RATINGS**

Rating	Symbol	D44H or D45H				Unit
		1,2	4,5	7,8	10,11	
Collector-Emitter Voltage	$V_{CEO}$	30	45	60	80	Vdc
Emitter Base Voltage	$V_{EB}$	5.0				Vdc
Collector Current — Continuous Peak (1)	$I_C$	10 20				Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ @ $T_A = 25^\circ\text{C}$	$P_D$	50 1.67				Watts
Operating and Storage Junction Temperature Range	$T_J$ , $T_{stg}$	-55 to 150				$^\circ\text{C}$


**THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	$^\circ\text{C}$

(1) Pulse Width  $\leq 6.0 \text{ ms}$ , Duty Cycle  $\leq 50\%$ .

**ELECTRICAL CHARACTERISTICS** ( $T_J = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
DC Current Gain ( $V_{CE} = 1.0 \text{ Vdc}$ , $I_C = 2.0 \text{ Adc}$ )	$h_{FE}$			
	D44H1,4,7,10 D45H1,4,7,10	35	—	
	D44H2,5,8,11 D45H2,5,8,11	60	—	
		20	—	
(V <sub>CE</sub> = 1.0 Vdc, I <sub>C</sub> = 4.0 Adc)	D44H1,4,7,10 D45H1,4,7,10	20	—	
	D44H2,5,8,11 D45H2,5,8,11	40	—	
		20	—	
		40	—	



NOTES:

- DIMENSION H APPLIES TO ALL LEADS.
- DIMENSION L APPLIES TO LEADS 1 AND 3.
- DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.



DIM	MILLIMETERS			INCHES		
	MIN	MAX		MIN	MAX	
A	14.60	15.75		0.575	0.620	
B	9.65	10.29		0.380	0.405	
C	4.06	4.82		0.160	0.190	
D	0.64	0.89		0.025	0.035	
F	3.61	3.73		0.142	0.147	
G	2.41	2.67		0.095	0.105	
H	2.79	3.93		0.110	0.155	
J	0.36	0.56		0.014	0.022	
K	12.70	14.27		0.500	0.562	
L	1.14	1.39		0.045	0.055	
N	4.83	5.33		0.190	0.210	
Q	2.54	3.04		0.100	0.120	
R	2.04	2.79		0.080	0.110	
S	1.14	1.39		0.045	0.055	
T	5.97	8.48		0.235	0.335	
U	0.00	1.27		0.000	0.050	
V	1.14	—		0.045	—	
Z	—	2.03		—	0.080	

STYLE 1.  
PIN 1. BASE  
2. COLLECTOR  
3. EMITTER  
4. COLLECTOR

**CASE 221A-02  
(TO-220AB)**

ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector Cutoff Current (V <sub>CE</sub> = Rated V <sub>CEO</sub> , V <sub>BE</sub> = 0)	I <sub>CES</sub>	—	—	10	μA
Emitter Cutoff Current (V <sub>EB</sub> = 5.0 Vdc)	I <sub>EBO</sub>	—	—	100	μA
ON CHARACTERISTICS					
Collector-Emitter Saturation Voltage (I <sub>C</sub> = 8.0 Adc, I <sub>B</sub> = 0.4 Adc)      D44H/D45H2,5,8,11 (I <sub>C</sub> = 8.0 Adc, I <sub>B</sub> = 0.8 Adc)      D44H/D45H1,4,7,10	V <sub>CE(sat)</sub>	—	—	1.0 1.0	Vdc
Base-Emitter Saturation Voltage (I <sub>C</sub> = 8.0 Adc, I <sub>B</sub> = 0.8 Adc)	V <sub>BE(sat)</sub>	—	—	1.5	Vdc
DYNAMIC CHARACTERISTICS					
Collector Capacitance (V <sub>CB</sub> = 10 Vdc, f <sub>test</sub> = 1.0 MHz)      D44H Series D45H Series	C <sub>cb</sub>	—	130 230	—	pF
Gain Bandwidth Product (I <sub>C</sub> = 0.5 Adc, V <sub>CE</sub> = 10 Vdc, f = 20 MHz)      D44H Series D45H Series	f <sub>T</sub>	—	50 40	—	MHz
SWITCHING TIMES					
Delay and Rise Times (I <sub>C</sub> = 5.0 Adc, I <sub>B1</sub> = 0.5 Adc)      D44H Series D45H Series	t <sub>d</sub> + t <sub>r</sub>	—	300 135	—	ns
Storage Time (I <sub>C</sub> = 5.0 Adc, I <sub>B1</sub> = I <sub>B2</sub> = 0.5 Adc)      D44H Series D45H Series	t <sub>s</sub>	—	500 500	—	ns
Fall Time (I <sub>C</sub> = 5.0 Adc, I <sub>B1</sub> = I <sub>B2</sub> = 0.5 Adc)      D44H Series D45H Series	t <sub>f</sub>	—	140 100	—	ns



# NPN D44VH Series PNP D45VH Series



**MOTOROLA**

1.3

## COMPLEMENTARY SILICON POWER TRANSISTORS

These complementary silicon power transistors are designed for high-speed switching applications, such as switching regulators and high frequency inverters. The devices are also well-suited for drivers for high power switching circuits.

- Fast Switching —  $t_f = 90$  ns (Max)
- Key Parameters Specified @ 100°C
- Low Collector-Emitter Saturation Voltage —  $V_{CE(sat)} = 1.0$  V (Max) @ 8.0 A
- Complementary Pairs Simplify Circuit Designs

## MAXIMUM RATINGS

Rating	Symbol	D44VH or D45VH				Unit
		1	4	7	10	
Collector-Emitter Voltage	$V_{CEO}$	30	45	60	80	Vdc
Collector-Emitter Voltage	$V_{CEV}$	50	70	80	100	Vdc
Emitter Base Voltage	$V_{EB}$	7.0				Vdc
Collector Current — Continuous Peak (1)	$I_C$	15				Adc
	$I_{CM}$	20				
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	83				Watts
		1.67				W/°C
Operating and Storage Junction Temperature Range	$T_{Jstg}$	-55 to 150				°C

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.5	°C/W
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	°C

(1) Pulse Width  $\leq 6.0$  ms, Duty Cycle  $\leq 50\%$ .



Note 1: All polarities are shown for NPN transistors. For PNP transistors, reverse polarities.

Note 2: See MJE5220/5230 Series data sheet for characteristic curves.

15 AMPERE

## COMPLEMENTARY SILICON POWER TRANSISTORS

30, 45, 60 and 80 VOLTS  
83 WATTS



### NOTES

- DIMENSION H APPLIES TO ALL LEADS
- DIMENSION L APPLIES TO LEADS 1 AND 3
- DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
- CONTROLLING DIMENSION INCH

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
M	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

- STYLE 1.  
PIN 1. BASE  
2. COLLECTOR  
3. EMITTER  
4. COLLECTOR

CASE 221A-02  
(TO-220AB)

ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage (1) (I <sub>C</sub> = 25 mA, I <sub>B</sub> = 0)	V <sub>CE(sus)</sub>	30	—	—	V <sub>dc</sub>
D44VH1, D45VH1		45	—	—	
D44VH4, D45VH4		60	—	—	
D44VH7, D45VH7		80	—	—	
Collector-Emitter Cutoff Current (V <sub>CE</sub> = Rated V <sub>CEV</sub> , V <sub>BE(off)</sub> = 4.0 Vdc) (V <sub>CE</sub> = Rated V <sub>CEV</sub> , V <sub>BE(off)</sub> = 4.0 Vdc, T <sub>C</sub> = 100°C)	I <sub>CEV</sub>	—	—	10 100	μA <sub>dc</sub>
Emitter Base Cutoff Current (V <sub>EB</sub> = 7.0 Vdc, I <sub>C</sub> = 0)	I <sub>EBO</sub>	—	—	10	μA <sub>dc</sub>

ON CHARACTERISTICS (1)

DC Current Gain (I <sub>C</sub> = 2.0 A, V <sub>CE</sub> = 1.0 Vdc) (I <sub>C</sub> = 4.0 A, V <sub>CE</sub> = 1.0 Vdc)	h <sub>FE</sub>	35 20	—	—	—
Collector-Emitter Saturation Voltage (I <sub>C</sub> = 8.0 A, I <sub>B</sub> = 0.4 A) (I <sub>C</sub> = 8.0 A, I <sub>B</sub> = 0.8 A) (I <sub>C</sub> = 15 A, I <sub>B</sub> = 3.0 A, T <sub>C</sub> = 100°C)	V <sub>CE(sat)</sub>	—	—	0.4 1.0 0.8 1.5	V <sub>dc</sub>
D44VH Series		—	—	—	
D45VH Series		—	—	—	
D44VH Series		—	—	—	
Base-Emitter Saturation Voltage (I <sub>C</sub> = 8.0 A, I <sub>B</sub> = 0.4 A) (I <sub>C</sub> = 8.0 A, I <sub>B</sub> = 0.8 A) (I <sub>C</sub> = 8.0 A, I <sub>B</sub> = 0.4 A, T <sub>C</sub> = 100°C) (I <sub>C</sub> = 8.0 A, I <sub>B</sub> = 0.8 A, T <sub>C</sub> = 100°C)	V <sub>BE(sat)</sub>	—	—	1.2 1.0 1.1 1.5	V <sub>dc</sub>
D44VH Series		—	—	—	
D45VH Series		—	—	—	
D44VH Series		—	—	—	

DYNAMIC CHARACTERISTICS

Current Gain Bandwidth Product (I <sub>C</sub> = 0.1 A, V <sub>CE</sub> = 10 Vdc, f = 20 MHz)	f <sub>T</sub>	—	50	—	MHz
Output Capacitance (V <sub>CB</sub> = 10 Vdc, I <sub>C</sub> = 0, f <sub>test</sub> = 1.0 MHz)	C <sub>cb</sub>	—	120 275	—	pF
D44VH Series					
D45VH Series					

SWITCHING CHARACTERISTICS

Delay Time	(V <sub>CC</sub> = 20 Vdc, I <sub>C</sub> = 8.0 A, I <sub>B1</sub> = I <sub>B2</sub> = 0.8 A)	t <sub>d</sub>	—	—	50	ns
Rise Time		t <sub>r</sub>	—	—	250	
Storage Time		t <sub>s</sub>	—	—	700	
Fall Time		t <sub>f</sub>	—	—	90	

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%

# MDS20 MDS21



**MOTOROLA**


1.3

## NPN SILICON ANNULAR HIGH VOLTAGE AMPLIFIER TRANSISTORS

... designed for high-voltage TV video and chroma output circuits, high-voltage linear amplifiers, high-voltage drivers and high-voltage transistor regulators.

- High Collector-Emitter Breakdown Voltage —  
 $BV_{CEO} = 300 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc} - \text{MDS21}$
- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 0.6 \text{ Vdc (Max) @ } I_C = 30 \text{ mAdc}$
- Low Collector-Base Capacitance —  
 $C_{cb} = 3.0 \text{ pF (Max) @ } V_{CB} = 20 \text{ Vdc}$
- Duowatt Package —  
2 Watts Free Air Dissipation @  $T_A = 25^\circ\text{C}$

## DUOWATT NPN SILICON AMPLIFIER TRANSISTORS




### MAXIMUM RATINGS

Rating	Symbol	MDS20	MDS21	Unit
Collector-Emitter Voltage	$V_{CEO}$	250	300	Vdc
Collector-Base Voltage	$V_{CBO}$	250	300	Vdc
Emitter-Base Voltage	$V_{EBO}$	8.0		Vdc
Collector Current — Continuous	$I_C$	0.5		Adc
Base Current	$I_B$	0.25		Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	2.0 16		Watts mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	10 80		Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150		$^\circ\text{C}$
Solder Temperature, 1/16" from Case for 10 Seconds	—	260		$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$



STYLE 1  
PIN 1. EMITTER  
2. BASE  
3. COLLECTOR  
4. COLLECTOR

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

CASE 306-04  
TO-202AC


ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Breakdown Voltage (1) ( $I_C = 1.0\text{ mA}$ , $I_B = 0$ )	MDS20 MDS21 $BV_{CEO}$	250 300	—	Vdc
Collector-Base Breakdown Voltage ( $I_C = 100\text{ }\mu\text{A}$ , $I_E = 0$ )	MDS20 MDS21 $BV_{CBO}$	250 300	—	Vdc
Emitter-Base Breakdown Voltage ( $I_E = 100\text{ }\mu\text{A}$ , $I_C = 0$ )	$BV_{EBO}$	8.0	—	Vdc
Collector Cutoff Current ( $V_{CE} = 150\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 200\text{ Vdc}$ , $I_B = 0$ )	MDS20 MDS21 $I_{CEO}$	— —	0.5 0.5	$\mu\text{A}$
Collector Cutoff Current ( $V_{CB} = 200\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 250\text{ Vdc}$ , $I_E = 0$ )	MDS20 MDS21 $I_{CBO}$	— —	0.1 0.1	$\mu\text{A}$
Emitter Cutoff Current ( $V_{BE} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	0.1	$\mu\text{A}$
<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 30\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ )	$h_{FE}$	40	250	—
Collector-Emitter Saturation Voltage ( $I_C = 30\text{ mA}$ , $I_B = 3.0\text{ mA}$ )	$V_{CE(sat)}$	—	0.6	Vdc
Base-Emitter On Voltage ( $I_C = 30\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ )	$V_{BE(on)}$	—	0.85	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain-Bandwidth Product ( $I_C = 10\text{ mA}$ , $V_{CE} = 20\text{ Vdc}$ , $f = 20\text{ MHz}$ )	$f_T$	60	—	MHz
Collector-Base Capacitance ( $V_{CB} = 20\text{ Vdc}$ , $I_E = 0$ , $f = 1.0\text{ MHz}$ )	$C_{cb}$	—	3.0	pF

Note 1. Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

## TYPICAL CHARACTERISTICS

FIGURE 1 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$   $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on  $T_{J(pk)} = 150^\circ\text{C}$ .  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 150^\circ\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



## TYPICAL CHARACTERISTICS (continued)

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – "ON" VOLTAGES




FIGURE 4 – COLLECTOR SATURATION REGION




FIGURE 5 – TEMPERATURE COEFFICIENTS





FIGURE 6 – THERMAL RESPONSE





# MOTOROLA

NPN

PNP

**MDS26**  
**MDS27**

**MDS76**  
**MDS77**

1.3

## COMPLEMENTARY PLASTIC SILICON POWER TRANSISTORS

... designed for low power audio amplifier and low current, high speed switching applications.

- Collector-Emitter Sustaining Voltage —  
 $V_{CE(sus)} = 40 \text{ Vdc} - \text{MDS26, MDS76}$   
 $= 60 \text{ Vdc} - \text{MDS27, MDS77}$
- DC Current Gain —  
 $h_{FE} = 40 \text{ (Min)} @ I_C = 0.2 \text{ Adc}$   
 $= 30 \text{ (Min)} @ I_C = 1.0 \text{ Adc}$
- Current-Gain — Bandwidth Product —  
 $f_T = 50 \text{ MHz (Min)} @ I_C = 100 \text{ mAdc}$
- Annular Construction for Low Leakages —  
 $I_{CBO} = 100 \text{ nA (Max)} @ \text{Rated } V_{CB}$

## MAXIMUM RATINGS

Rating	Symbol	MDS26 MDS76	MDS27 MDS77	Unit
Collector-Base Voltage	$V_{CB}$	60	80	Vdc
Collector-Emitter Voltage	$V_{CEO}$	40	60	Vdc
Emitter-Base Voltage	$V_{EB}$	7.0		Vdc
Collector Current — Continuous Peak	$I_C$	3.0		Adc
		5.0		Adc
Base Current	$I_B$	1.0		Adc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	2.0		Watts
		0.016		W/°C
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	12.5		Watts
		100		mW/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150		°C


## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	10	°C/W
Thermal Resistance, Junction to Ambient	$\theta_{JA}$	62.5	°C/W


DUOWATT  
3.0 AMPERE

## COMPLEMENTARY SILICON POWER TRANSISTORS

40, 60 VOLTS  
10 WATTS



Tab forming and TO-5 lead forming available on special request.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
E	3.56	4.06	0.140	0.160
F	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.68	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.85	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
P	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

CASE 306-04  
TO-202 AC

ELECTRICAL CHARACTERISTICS ( $T_C = 25^{\circ}\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 10 \text{ mAdc}$ , $I_B = 0$ )	MDS26, MDS76 MDS27, MDS77 $V_{CE(sus)}$	40 60	— —	Vdc
Collector Cutoff Current ( $V_{CB} = 60 \text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 80 \text{ Vdc}$ , $I_E = 0$ )	MDS26, MDS76 MDS27, MDS77 $I_{CBO}$	— —	0.1 0.1	$\mu\text{Adc}$
( $V_{CB} = 60 \text{ Vdc}$ , $I_E = 0$ , $T_C = 125^{\circ}\text{C}$ ) ( $V_{CB} = 80 \text{ Vdc}$ , $I_E = 0$ , $T_C = 125^{\circ}\text{C}$ )	MDS26, MDS76 MDS27, MDS77	— —	0.1 0.1	mAdc
Emitter Cutoff Current ( $V_{BE} = 7.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	0.1	$\mu\text{Adc}$

## ON CHARACTERISTICS (1)

DC Current Gain ( $I_C = 200 \text{ mAdc}$ , $V_{CE} = 1.0 \text{ Vdc}$ ) ( $I_C = 1.0 \text{ Adc}$ , $V_{CE} = 1.0 \text{ Vdc}$ )	$h_{FE}$	40 30	200 —	—
Collector-Emitter Saturation Voltage ( $I_C = 200 \text{ mAdc}$ , $I_B = 20 \text{ mAdc}$ ) ( $I_C = 1.0 \text{ Adc}$ , $I_B = 100 \text{ mAdc}$ ) ( $I_C = 3.0 \text{ Adc}$ , $I_B = 600 \text{ mAdc}$ )	$V_{CE(sat)}$	— — —	0.3 0.6 1.7	Vdc
Base-Emitter Saturation Voltage ( $I_C = 2.0 \text{ Adc}$ , $I_B = 200 \text{ mAdc}$ )	$V_{BE(sat)}$	—	1.8	Vdc
Base-Emitter On Voltage ( $I_C = 500 \text{ mAdc}$ , $V_{CE} = 1.0 \text{ Vdc}$ )	$V_{BE(on)}$	—	1.5	Vdc

## DYNAMIC CHARACTERISTICS

Current-Gain — Bandwidth Product (2) ( $I_C = 100 \text{ mAdc}$ , $V_{CE} = 10 \text{ Vdc}$ , $f_{\text{test}} = 10 \text{ MHz}$ )	$f_T$	50	—	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 0.1 \text{ MHz}$ )	MDS26, MDS27 MDS76, MDS77 $C_{ob}$	— —	50 70	pF

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ (2)  $f_T = |h_{fe}| \cdot f_{\text{test}}$


**MOTOROLA**

# PNP SILICON ANNULAR TRANSISTOR

... designed for general-purpose applications requiring high break-down voltages, low saturation voltages and low capacitance.

- Complement to NPN Type 2N6558

## DUOWATT

## PNP SILICON HIGH VOLTAGE TRANSISTOR

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}$	300	Vdc
Collector-Base Voltage	$V_{CB}$	300	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0	Vdc
Collector Current - Continuous	$I_C$	500	mA dc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	2.0 16	Watt mW/°C
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	10 80	Watts mW/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150	°C

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	12.5	°C/W
Thermal Resistance, Junction to Ambient	$\theta_{JA}$	62.5	°C/W



### ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Breakdown Voltage(1) ( $I_C = 1.0 \text{ mA dc}, I_E = 0$ )	$BV_{CEO}$	300	—	Vdc
Collector-Base Breakdown Voltage ( $I_C = 100 \mu\text{A dc}, I_E = 0$ )	$BV_{CBO}$	300	—	Vdc
Emitter-Base Breakdown Voltage ( $I_E = 10 \mu\text{A dc}, I_C = 0$ )	$BV_{EBO}$	5.0	—	Vdc
Collector Cutoff Current ( $V_{CB} = 200 \text{ Vdc}, I_E = 0$ )	$I_{CBO}$	—	0.2	$\mu\text{A dc}$
Emitter Cutoff Current ( $V_{BE} = 3.0 \text{ Vdc}, I_C = 0$ )	$I_{EBO}$	—	0.1	$\mu\text{A dc}$
<b>ON CHARACTERISTICS</b>				
DC Current Gain ( $I_C = 1.0 \text{ mA dc}, V_{CE} = 10 \text{ Vdc}$ ) ( $I_C = 10 \text{ mA dc}, V_{CE} = 10 \text{ Vdc}$ ) ( $I_C = 30 \text{ mA dc}, V_{CE} = 10 \text{ Vdc}$ )	$h_{FE}$	25 30 30	— — —	— — —
Collector-Emitter Saturation Voltage ( $I_C = 30 \text{ mA dc}, I_E = 3.0 \text{ mA dc}$ )	$V_{CE(sat)}$	—	0.75	Vdc
Base-Emitter Saturation Voltage ( $I_C = 30 \text{ mA dc}, I_E = 3.0 \text{ mA dc}$ )	$V_{BE(sat)}$	—	0.9	Vdc

### DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ( $I_C = 10 \text{ mA dc}, V_{CE} = 20 \text{ Vdc}, f = 10 \text{ MHz}$ )	$f_T$	45	MHz
Collector-Base Capacitance ( $V_{CB} = 20 \text{ Vdc}, I_E = 0, f = 1.0 \text{ MHz}$ )	$C_{cb}$	—	8.0 pF

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .



STYLE 1  
PIN 1. EMITTER  
2. BASE  
3. COLLECTOR  
4. COLLECTOR

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.98	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

CASE 306-04  
TO 202 AC

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – CAPACITANCES




FIGURE 3 – CURRENT GAIN-BANDWIDTH PRODUCT




FIGURE 4 – "ON" VOLTAGES





FIGURE 5 – DC SAFE OPERATING AREA





# MOTOROLA

# MDS1678

# 1.3

## NPN SILICON ANNULAR RF TRANSISTOR

...designed for use in Citizen-band and other high-frequency communications equipment operating to 30 MHz. Higher breakdown voltages allow a high percentage of up-modulation in AM circuits.

- Output Power = 4 W (Min) @  $V_{CC} = 12$  Vdc
- Power Gain = 10 dB (Min)
- High Collector-Emitter Breakdown Voltage —  $BV_{CER} \geq 65$  Vdc


## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Base Voltage	$V_{CBO}$	65	Vdc
Collector-Emitter Voltage	$V_{CER}$	65	Vdc
Emitter-Base Voltage	$V_{EBO}$	4	Vdc
Collector Current — Continuous	$I_C$	3	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	2 16	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	10 80	Watt mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	12.5	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$\theta_{JA}$	62.5	$^\circ\text{C}/\text{W}$

FIGURE 1 — POWER GAIN




## DUOWATT

4 W—27 MHz


## RF POWER OUTPUT TRANSISTOR

NPN SILICON



Tab-forming and TO-5 lead forming available on special request.

STYLE 3  
1. PIN 1. BASE  
2. COLLECTOR  
3. EMITTER  
4. COLLECTOR



DIM	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.98	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

CASE 306-04  
TO-202AC



ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Breakdown Voltage (1) ( $I_C = 10\text{ mA}$ , $R_{BE} = 10\ \Omega$ )	$BV_{CEr}$	65	—	—	Vdc
Emitter-Base Breakdown Voltage ( $I_E = 1\text{ mA}$ , $I_C = 0$ )	$BV_{EBO}$	4	—	—	Vdc
Collector Cutoff Current ( $V_{CB} = 30\text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	—	—	0.01	mA
<b>ON CHARACTERISTICS</b>					
DC Current Gain (2) ( $I_C = 500\text{ mA}$ , $V_{CE} = 5\text{ Vdc}$ ) ( $I_C = 1.5\text{ A}$ , $V_{CE} = 5\text{ Vdc}$ )	$h_{FE}$	15 10	— —	— —	—
Collector-Emitter Saturation Voltage ( $I_C = 500\text{ mA}$ , $I_B = 50\text{ mA}$ )	$V_{CE(sat)}$	—	—	1	Vdc
<b>DYNAMIC CHARACTERISTICS</b>					
Output Capacitance ( $V_{CB} = 12\text{ Vdc}$ , $I_E = 0$ , $f = 1\text{ MHz}$ )	$C_{ob}$	—	—	45	pF
Current-Gain-Bandwidth Product ( $I_C = 100\text{ mA}$ , $V_{CE} = 5\text{ Vdc}$ , $f = 20\text{ MHz}$ )	$f_T$	100	—	—	MHz
<b>FUNCTIONAL TEST (Figure 1)</b>					
Common-Emitter Amplifier Power Gain ( $P_{out} = 4\text{ W}$ , $V_{CC} = 12\text{ Vdc}$ , $f = 27\text{ MHz}$ )	$G_{PE}$	10	—	—	dB
Output Power ( $P_{in} = 400\text{ mW}$ , $V_{CC} = 12\text{ Vdc}$ , $f = 27\text{ MHz}$ )	$P_{out}$	4	—	—	Watts
Collector Efficiency (3) ( $P_{out} = 4\text{ W}$ , $V_{CC} = 12\text{ Vdc}$ , $f = 27\text{ MHz}$ )	$\eta$	—	70	—	%
Percentage Up-Modulation (4) ( $f = 27\text{ MHz}$ )	—	—	85	—	%


(1) Pulsed through a 25 mH Inductor.

(2) Pulse Test: Pulse Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

$$(3) \eta = \frac{R_F P_{out}}{(V_{CC}) (I_C)} \cdot 100$$

(4) Percentage Up-Modulation is measured in the test circuit (Figure 3) by setting the Carrier Power ( $P_c$ ) to 4 Watts with  $V_{CC} = 12\text{ Vdc}$  and noting the power input. Then the Peak Envelope Power (PEP) is noted after doubling the original power input to simulate driver modulation (at a 25% duty cycle for thermal considerations) and raising the  $V_{CC}$  to 24 Vdc (to simulate the modulating voltage). Percentage Up-Modulation is then determined by the relation:

$$\text{Percentage Up-Modulation} = \left[ \left( \frac{PEP}{P_c} \right)^{1/2} - 1 \right] \cdot 100$$

FIGURE 2 — OUTPUT POWER WITH  $V_{CC}$  VARIATIONS

C1, C2 — 9.0–180 pF ARCO 463 or equivalent

C3, C4 — 4.0–80 pF ARCO 462 or equivalent


C5 — 0.02  $\mu\text{F}$  ceramic discC6 — 0.1  $\mu\text{F}$  ceramic disc

RFC1 — 4 turns #30 enameled wire wound on ferroxcube bead type 56-590-65/38

RFC2 — 26 Turns #22 enameled wire (2 layers—13 turns each layer) 1/4" inner diameter

L1 — 0.22  $\mu\text{H}$  molded chokeL2 — 0.68  $\mu\text{H}$  molded choke

FIGURE 3 — 27 MHz TEST CIRCUIT





## HIGH VOLTAGE NPN SILICON TRANSISTORS

... designed for medium to high voltage inverters, converters, regulators and switching circuits.

- High Collector-Emitter Voltage –  
 $V_{CEO} = 200$  Volts – MJ410  
 $300$  Volts – MJ411
- DC Current Gain Specified @ 1.0 and 2.5 Adc
- Low Collector-Emitter Saturation Voltage –  
 $V_{CE(sat)} = 0.8$  Vdc @  $I_C = 1.0$  Adc

### MAXIMUM RATINGS

Rating	Symbol	MJ410	MJ411	Unit
Collector-Emitter Voltage	$V_{CEO}$	200	300	Vdc
Collector-Base Voltage	$V_{CB}$	200	300	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0		Vdc
Collector Current – Continuous	$I_C$	5.0		Adc
Collector Current – Peak		10		Adc
Base Current	$I_B$	2.0		Adc
Total Device Dissipation @ $T_C = 75^\circ\text{C}$	$P_D$	100		Watts
Derate above $75^\circ\text{C}$		1.33		W/ $^\circ\text{C}$
Operating Junction Temperature Range	$T_J$	-65 to +150		$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-65 to +200		$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	0.75	$^\circ\text{C}/\text{W}$

### ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage ( $I_C = 100$ mA, $I_B = 0$ )	$V_{CEO(sus)}$	200 300	— —	Vdc
Collector Cutoff Current ( $V_{CE} = 200$ Vdc, $I_B = 0$ )	$I_{CEO}$	—	0.25	mA
( $V_{CE} = 300$ Vdc, $I_B = 0$ )		—	0.25	mA
Collector Cutoff Current ( $V_{CE} = 200$ Vdc, $V_{EB(off)} = 1.5$ Vdc, $T_C = 125^\circ\text{C}$ )	$I_{CEX}$	—	0.5	mA
( $V_{CE} = 300$ Vdc, $V_{EB(off)} = 1.5$ Vdc, $T_C = 125^\circ\text{C}$ )		—	0.5	mA
Emitter Cutoff Current ( $V_{EB} = 5.0$ Vdc, $I_C = 0$ )	$I_{EBO}$	—	5.0	mA

### ON CHARACTERISTICS

DC Current Gain ( $I_C = 1.0$ Adc, $V_{CE} = 5.0$ Vdc)	$h_{FE}$	30	90	—
( $I_C = 2.5$ Adc, $V_{CE} = 5.0$ Vdc)		10	—	—
Collector-Emitter Saturation Voltage ( $I_C = 1.0$ Adc, $I_B = 0.1$ Adc)	$V_{CE(sat)}$	—	0.8	Vdc
Base-Emitter Saturation Voltage ( $I_C = 1.0$ Adc, $I_B = 0.1$ Adc)	$V_{BE(sat)}$	—	1.2	Vdc

### DYNAMIC CHARACTERISTICS




Current-Gain-Bandwidth Product ( $I_C = 200$ mA, $V_{CE} = 10$ Vdc, $f = 1.0$ MHz)	$f_T$	2.5	—	MHz
---	-------	-----	---	-----

## 5 AMPERE

## POWER TRANSISTORS

## NPN SILICON

200-300 VOLTS  
100 WATTS




STYLE 1:  
 PIN 1: BASE  
 2: EMITTER  
 CASE: COLLECTOR  
 NOTE:  
 1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	8.35	7.62	0.350	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	25.90	30.40	1.017	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.15	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

CASE 11-01  
TO-3

FIGURE 1 — ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_J(pk) = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Pulse curves are valid for duty cycles of 10% provided  $T_J(pk) \leq 150^\circ\text{C}$ . At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 2 — DC CURRENT GAIN




FIGURE 3 — "ON" VOLTAGES




FIGURE 4 — SUSTAINING VOLTAGE TEST LOAD LINE





FIGURE 5 — SUSTAINING VOLTAGE TEST CIRCUIT




**MOTOROLA**

# MJ413

# MJ423

# MJ431

# 1.3

## HIGH-VOLTAGE NPN SILICON TRANSISTORS

... designed for medium-to-high voltage inverters, converters, regulators and switching circuits.

- High Voltage —  $V_{CE} = 400$  Vdc
- Gain Specified to 3.5 Amp
- High Frequency Response to 2.5 MHz

### MAXIMUM RATINGS

Rating	Symbol	MJ413	MJ423	MJ431	Unit
Collector-Emitter Voltage	$V_{CEX}$	400	400	400	Vdc
Collector-Base Voltage	$V_{CB}$	400	400	400	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0	5.0	5.0	Vdc
Collector Current — Continuous	$I_C$	10	10	10	Adc
Base Current	$I_B$	2.0	2.0	2.0	Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	125 1.0			Watts W/ $^\circ\text{C}$
Operation Junction Temperature Range	$T_J$	-65 to +150			$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-65 to +200			$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	1.0	$^\circ\text{C/W}$

### ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

#### OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage <sup>(1)</sup> ( $I_C = 100$ mAdc, $I_B = 0$ )	$BV_{CEO(sus)}$	325	—	Vdc
Collector Cutoff Current ( $V_{CE} = 400$ Vdc, $V_{EB(off)} = 1.5$ Vdc)	$I_{CEX}$	—	0.25	mAdc
( $V_{CE} = 400$ Vdc, $V_{EB(off)} = 1.5$ Vdc, $T_C = 125^\circ\text{C}$ )		—	2.5	mAdc
		—	0.5	mAdc
Emitter Cutoff Current ( $V_{BE} = 5.0$ Vdc, $I_C = 0$ )	$I_{EBO}$	—	5.0	mAdc
		—	2.0	mAdc

#### ON CHARACTERISTICS

DC Current Gain <sup>(1)</sup> ( $I_C = 0.5$ Adc, $V_{CE} = 5.0$ Vdc)	$h_{FE}$	MJ413	20	80	—
( $I_C = 1.0$ Adc, $V_{CE} = 5.0$ Vdc)			15	—	—
( $I_C = 1.0$ Adc, $V_{CE} = 5.0$ Vdc)			30	90	—
( $I_C = 2.5$ Adc, $V_{CE} = 5.0$ Vdc)			10	—	—
( $I_C = 2.5$ Adc, $V_{CE} = 5.0$ Vdc)	$h_{FE}$	MJ423	15	35	—
( $I_C = 3.5$ Adc, $V_{CE} = 5.0$ Vdc)			10	—	—
Collector-Emitter Saturation Voltage <sup>(1)</sup> ( $I_C = 0.5$ Adc, $I_B = 0.05$ Adc)	$V_{CE(sat)}$	MJ413	—	0.8	Vdc
( $I_C = 1.0$ Adc, $I_B = 0.10$ Adc)		MJ423	—	0.8	Vdc
( $I_C = 2.5$ Adc, $I_B = 0.5$ Adc)		MJ431	—	0.7	Vdc
Base-Emitter Saturation Voltage <sup>(1)</sup> ( $I_C = 0.5$ Adc, $I_B = 0.05$ Adc)	$V_{BE(sat)}$	MJ413	—	1.25	Vdc
( $I_C = 1.0$ Adc, $I_B = 0.1$ Adc)		MJ423	—	1.25	Vdc
( $I_C = 2.5$ Adc, $I_B = 0.5$ Adc)		MJ431	—	1.5	Vdc


#### DYNAMIC CHARACTERISTICS

Current-Gain — Bandwidth Product ( $I_C = 200$ mAdc, $V_{CE} = 10$ Vdc, $f = 1.0$ MHz)	$f_T$	2.5	—	MHz
---	-------	-----	---	-----

<sup>(1)</sup> PW & 300  $\mu$ s, Duty Cycle & 2.0%

## 10 AMPERE POWER TRANSISTORS NPN SILICON

400 VOLTS  
125 WATTS



STYLE 1:  
PIN 1: BASE  
PIN 2: EMITTER  
CASE: COLLECTOR

DIM	MIN	MAX	MIN	MAX
A	—	38.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.58	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
L	3.84	4.09	0.151	0.161
M	—	26.67	—	1.050

CASE 11-01  
TO-3

1.3

FIGURE 1 — ACTIVE-REGION SAFE-OPERATING AREA




FIGURE 2 — POWER-TEMPERATURE DERATING CURVE




FIGURE 3 — SUSTAINING VOLTAGE TEST LOAD LINE




FIGURE 4 — SUSTAINING VOLTAGE TEST CIRCUIT




FIGURE 5 — CURRENT GAIN





FIGURE 6 — TRANSCONDUCTANCE





# MOTOROLA

# MJ802

# 1.3


## HIGH-POWER NPN SILICON TRANSISTOR

... for use as an output device in complementary audio amplifiers to 100-Watts music power per channel.

- High DC Current Gain —  $h_{FE} = 25-100$  @  $I_C = 7.5$  A
- Excellent Safe Operating Area
- Complement to the PNP MJ4502

## 30 AMPERE POWER TRANSISTOR

NPN SILICON  
100 VOLTS  
200 WATTS





## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CE}$	100	Vdc
Collector-Base Voltage	$V_{CB}$	100	Vdc
Collector-Emitter Voltage	$V_{CEO}$	90	Vdc
Emitter-Base Voltage	$V_{EB}$	4.0	Vdc
Collector Current	$I_C$	30	Adc
Base Current	$I_B$	7.5	Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	200 1.14	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200	$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	0.875	$^\circ\text{C}/\text{W}$

FIGURE 1 — POWER-TEMPERATURE DERATING CURVE



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

NOTE:  
1. DIM "Q" IS DIA. CASE 11-01  
TO-3



ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Breakdown Voltage <sup>(1)</sup> ( $I_C = 200\text{ mA dc}$ , $R_{BE} = 100\text{ Ohms}$ )	$BV_{CEr}$	100	—	Vdc
Collector-Emitter Sustaining Voltage <sup>(1)</sup> ( $I_C = 200\text{ mA dc}$ )	$V_{CE0(sus)}$	90	—	Vdc
Collector-Base Cutoff Current ( $V_{CB} = 100\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 100\text{ Vdc}$ , $I_E = 0$ , $T_C = 150^\circ\text{C}$ )	$I_{CBO}$	—	1.0 5.0	mA dc
Emitter-Base Cutoff Current ( $V_{BE} = 4.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mA dc
<b>ON CHARACTERISTICS <sup>(1)</sup></b>				
DC Current Gain <sup>(1)</sup> ( $I_C = 7.5\text{ A dc}$ , $V_{CE} = 2.0\text{ Vdc}$ )	$h_{FE}$	25	100	—
Base-Emitter "On" Voltage ( $I_C = 7.5\text{ A dc}$ , $V_{CE} = 2.0\text{ Vdc}$ )	$V_{BE(on)}$	—	1.3	Vdc
Collector-Emitter Saturation Voltage ( $I_C = 7.5\text{ A dc}$ , $I_B = 0.75\text{ A dc}$ )	$V_{CE(sat)}$	—	0.8	Vdc
Base-Emitter Saturation Voltage ( $I_C = 7.5\text{ A dc}$ , $I_B = 0.75\text{ A dc}$ )	$V_{BE(sat)}$	—	1.3	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current Gain - Bandwidth Product ( $I_C = 1.0\text{ A dc}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1.0\text{ MHz}$ )	$f_T$	2.0	—	MHz

<sup>(1)</sup> Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

FIGURE 2 - DC CURRENT GAIN




FIGURE 3 - "ON" VOLTAGES





FIGURE 4 - ACTIVE REGION SAFE OPERATING AREA



The Safe Operating Area Curves indicate  $I_C - V_{CE}$  limits below which the device will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum  $T_J$  power-temperature derating must be observed for both steady state and pulse power conditions.



**MOTOROLA**

# MJ900, MJ901 PNP MJ1000, MJ1001 NPN

**1.3**

## MEDIUM-POWER COMPLEMENTARY SILICON TRANSISTORS

... for use as output devices in complementary general purpose amplifier applications.

- High DC Current Gain --  $h_{FE} = 6000$  (Typ) @  $I_C = 3.0$  Adc
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors

## 8.0 AMPERE DARLINGTON POWER TRANSISTORS COMPLEMENTARY SILICON



60-80 VOLTS  
90 WATTS

### MAXIMUM RATINGS

Rating	Symbol	MJ900 MJ1000	MJ901 MJ1001	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0		Vdc
Collector Current	$I_C$	8.0		Adc
Base Current	$I_B$	0.1		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	90	90	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +200		$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.94	$^\circ\text{C/W}$



STYLE 1:

PIN 1: BASE

2: EMITTER

CASE: COLLECTOR

NOTE:


1. DIM "D" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.

CASE 11-01  
(TO-3)

FIGURE 1 - DARLINGTON CIRCUIT SCHEMATIC



# MJ900, MJ901 PNP/MJ1000, MJ1001 NPN

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Breakdown Voltage (1) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$BV_{CEO}$	60 80	—	Vdc
Collector-Emitter Leakage Current ( $V_{CB} = 60\text{ Vdc}$ , $R_{BE} = 1.0\text{ k}\Omega$ ) ( $V_{CB} = 80\text{ Vdc}$ , $R_{BE} = 1.0\text{ k}\Omega$ ) ( $V_{CB} = 60\text{ Vdc}$ , $R_{BE} = 1.0\text{ k}\Omega$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CB} = 80\text{ Vdc}$ , $R_{BE} = 1.0\text{ k}\Omega$ , $T_C = 150^\circ\text{C}$ )	$I_{CER}$	—	1.0 1.0 5.0 5.0	$\mu\text{Adc}$
Emitter Cutoff Current ( $V_{BE} = 5.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	2.0	$\text{mA}$
Collector-Emitter Leakage Current ( $V_{CE} = 30\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 40\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	—	500 500	$\mu\text{Adc}$
<b>ON CHARACTERISTICS</b>				
DC Current Gain(1) ( $I_C = 3.0\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ ) ( $I_C = 4.0\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ )	$h_{FE}$	1000 750	—	—
Collector-Emitter Saturation Voltage(1) ( $I_C = 3.0\text{ Adc}$ , $I_B = 12\text{ mA}$ ) ( $I_C = 8.0\text{ Adc}$ , $I_B = 40\text{ mA}$ )	$V_{CE(sat)}$	—	2.0 4.0	Vdc
Base-Emitter Voltage(1) ( $I_C = 3.0\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ )	$V_{BE}$	—	2.5	Vdc

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$

FIGURE 2 — DC CURRENT GAIN




FIGURE 3 — SMALL-SIGNAL CURRENT GAIN






FIGURE 4 — "ON" VOLTAGES



There are two limitations on the power handling ability of a transistor: average junction temperature and secondary breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; e.g., the transistor

FIGURE 5 — DC SAFE OPERATING AREA



must not be subjected to greater dissipation than the curves indicate. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.



**MOTOROLA**

# MJ2500, MJ2501 PNP MJ3000, MJ3001 NPN

**1.3**

## MEDIUM-POWER COMPLEMENTARY SILICON TRANSISTORS

... for use as output devices in complementary general purpose amplifier applications.

- High DC Current Gain —  $h_{FE} = 4000$  (Typ) @  $I_C = 5.0$  Adc
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors

## 10 AMPERE DARLINGTON POWER TRANSISTORS COMPLEMENTARY SILICON



60-80 VOLTS  
150 WATTS

### MAXIMUM RATINGS

Rating	Symbol	MJ2500 MJ3000	MJ2501 MJ3001	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0		Vdc
Collector Current	$I_C$	10		Adc
Base Current	$I_B$	0.2		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	150		Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +200		$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	1.17	$^\circ\text{C}/\text{W}$



STYLE 1  
PIN 1. BASE  
2. EMITTER  
CASE COLLECTOR


DIM	MILLIMETERS			INCHES		
	MIN	MAX		MIN	MAX	
A	—	39.37		—	1.550	
B	—	21.09		—	0.830	
C	6.35	7.62		0.250	0.300	
D	0.97	1.09		0.038	0.043	
E	1.40	1.78		0.055	0.070	
F	29.90	30.40		1.177	1.197	
G	10.67	11.18		0.420	0.440	
H	5.33	5.59		0.210	0.220	
J	16.64	17.15		0.655	0.675	
K	11.18	12.19		0.440	0.480	
Q	3.81	4.19		0.150	0.165	
R	—	26.67		—	1.050	
U	2.54	3.05		0.100	0.120	

CASE 1-04

#### NOTES:

1. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-3 OUTLINE SHALL APPLY.

FIGURE 1 - DARLINGTON CIRCUIT SCHEMATIC



# MJ2500, MJ2501 PNP/MJ3000, MJ3001 NPN

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Breakdown Voltage(1) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$BV_{CEO}$	60 80	—	Vdc
Collector-Emitter Leakage Current ( $V_{CB} = 60\text{ Vdc}$ , $R_{BE} = 1.0\text{ k}\Omega$ ) ( $V_{CB} = 80\text{ Vdc}$ , $R_{BE} = 1.0\text{ k}\Omega$ ) ( $V_{CB} = 60\text{ Vdc}$ , $R_{BE} = 1.0\text{ k}\Omega$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CB} = 80\text{ Vdc}$ , $R_{BE} = 1.0\text{ k}\Omega$ , $T_C = 150^\circ\text{C}$ )	$I_{CER}$	— — — —	1.0 1.0 5.0 5.0	mAdc
Emitter Cutoff Current ( $V_{BE} = 5.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	2.0	mAdc
Collector-Emitter Leakage Current ( $V_{CE} = 30\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 40\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— —	1.0 1.0	mAdc
<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ )	$h_{FE}$	1000	—	—
Collector-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 20\text{ mAdc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 50\text{ mAdc}$ )	$V_{CE(sat)}$	— —	2.0 4.0	Vdc
Base-Emitter Voltage ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ )	$V_{BE}$	—	3.0	Vdc

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

FIGURE 2 — DC CURRENT GAIN




FIGURE 4 — "ON" VOLTAGES




FIGURE 3 — SMALL-SIGNAL CURRENT GAIN





FIGURE 5 — DC SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; e.g., the transistor must

not be subjected to greater dissipation than the curves indicate.

At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.





# MOTOROLA

# MJ3029 MJ3030


# 1.3

## NPN SILICON HIGH-VOLTAGE TRANSISTORS

... designed for TV horizontal and vertical deflection amplifier circuits.

- High Collector-Emitter Sustaining Voltage —  
 $V_{CE(sus)} = 250 \text{ Vdc (Min) MJ3029}$   
 $325 \text{ Vdc (Min) MJ3030}$
- Fast Fall Time in Horizontal Deflection —  
 $t_f = 1.0 \mu\text{s (Max)} @ V_{CC} = 80 \text{ Vdc} — \text{MJ3030}$
- Excellent Gain Linearity for Vertical Deflection —  
 $h_{fe} @ 0.4 \text{ Adc}, h_{fe} @ 0.3 \text{ Adc} = 0.95 \text{ (Min)} — \text{MJ3029}$

5 AMPERE  
POWER TRANSISTORS  
NPN SILICON  
250-325 VOLTS  
125 WATTS





## MAXIMUM RATINGS

Rating	Symbol	MJ3029	MJ3030	Unit
Collector-Emitter Voltage	$V_{CEO}$	250	325	Vdc
Collector-Emitter Voltage	$V_{CER}$	500	—	Vdc
Collector-Emitter Voltage	$V_{CEX}$	—	700	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0	5.0	Vdc
Collector Current — Continuous	$I_C$	5.0	5.0	Adc
Base Current	$I_B$	1.0	1.0	Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	125	1.0	Watts W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150	—	°C

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	1.0	°C/W

FIGURE 1 — POWER-TEMPERATURE DERATING CURVE



### NOTES:

1. DIMENSIONS Q AND V ARE DATUMS.
2. [E] IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q.

⌀ .13 (0.005) T V

FOR LEADS:

⌀ .13 (0.005) T V Q W

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

STYLE 1  
PIN 1 BASE  
2 EMITTER  
CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05



ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage(1) ( $I_C = 0.1 \text{ A dc}$ , $I_B = 0$ )	$V_{CE(sus)}$	250 325	—	Vdc
Collector Cutoff Current ( $V_{CE} = 500 \text{ Vdc}$ , $R_{BE} = 1.5 \text{ k Ohms}$ )	$I_{CER}$	—	1.0	mA dc
Collector Cutoff Current ( $V_{CE} = 700 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ )	$I_{CEX}$	—	2.0	mA dc
<b>ON CHARACTERISTICS</b>				
DC Current Gain ( $I_C = 0.3 \text{ A dc}$ , $V_{CE} = 5.0 \text{ Vdc}$ (1))	$h_{FE1}$	25	—	—
( $I_C = 0.4 \text{ A dc}$ , $V_{CE} = 5.0 \text{ Vdc}$ (1))	$h_{FE2}$	30	—	—
Gain Linearity	$h_{FE2}$ $h_{FE1}$	0.95	—	—
Collector-Emitter Saturation Voltage ( $I_C = 3.0 \text{ A dc}$ , $I_B = 0.8 \text{ A dc}$ )	$V_{CE(sat)}$	—	2.0	Vdc
<b>SWITCHING CHARACTERISTICS</b>				
Fall Time ( $V_{CC} = 80 \text{ Vdc}$ , $I_C = 3.0 \text{ A dc}$ , $I_B = 0.8 \text{ A dc}$ ) Figure 3	$t_f$	—	1.0	$\mu\text{s}$

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

FIGURE 2 — DC CURRENT GAIN






FIGURE 3 — TEST FOR FALL TIME



\*HP 212A: Set for  $10 \mu\text{s}$  wide pulses at 2000 pulses per sec. ( $500 \mu\text{s}$  intervals). Adjust for  $I_B = 0.8 \text{ A}$ .  
 Bias: Adjust to 1.5 V on a VTVM across the  $200 \Omega$  Pot.  
 T: Pulse Transformer: Motorola Part No. 25D68782A01.

FIGURE 4 — ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 4 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 150^\circ\text{C}$ . At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.


**MOTOROLA**
**MJ3040  
MJ3041  
MJ3042**
**1.3**


# HIGH VOLTAGE SILICON POWER DARLINGTONS

... developed for line operated amplifier, series pass and switching regulator applications.

- Collector-Emitter Sustaining Voltage –  
 $V_{CE(sus)} = 300 \text{ Vdc (Min) – MJ3040, MJ3041}$   
 $= 350 \text{ Vdc (Min) – MJ3042}$
- High DC Current Gain –  
 $h_{FE} = 100 \text{ (Min) @ } I_C = 2.5 \text{ Adc – MJ3040}$   
 $= 250 \text{ (Min) @ } I_C = 2.5 \text{ Adc – MJ3041, MJ3042}$
- Low Collector-Emitter Saturation Voltage –  
 $V_{CE(sat)} = 2.2 \text{ Vdc (Max) @ } I_C = 2.5 \text{ Adc}$
- Monolithic Construction with Built-In  
Base-Emitter Shunt Resistors

## DARLINGTON 10 AMPERE POWER TRANSISTORS NPN SILICON

300, 350 VOLTS  
175 WATTS



### MAXIMUM RATINGS



Rating	Symbol	MJ3040	MJ3041	MJ3042	Unit
Collector-Base Voltage	$V_{CB}$	400	400	500	Vdc
Collector-Emitter Voltage	$V_{CE}$	300	300	350	Vdc
Emitter-Base Voltage	$V_{EB}$	8.0			Vdc
Collector Current – Continuous	$I_C$	10			Adc
– Peak (1)		15			
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	175			Watts
		1.0			$W/^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200			$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^\circ\text{C/W}$

(1) Pulse Width = 5.0 ms, Duty Cycle  $\leq 10\%$ .

### DARLINGTON SCHEMATIC



#### STYLE 1

- PIN 1. BASE
- EMITTER
- CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120

CASE 1-04

#### NOTES:


- ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-3 OUTLINE SHALL APPLY.

# MJ3040, MJ3041, MJ3042

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE0(sus)}$	300 350	— —	Vdc
Collector Cutoff Current ( $V_{CB} = 400\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 500\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 400\text{ Vdc}$ , $I_E = 0$ , $T_C = 100^\circ\text{C}$ ) ( $V_{CB} = 500\text{ Vdc}$ , $I_E = 0$ , $T_C = 100^\circ\text{C}$ )	$I_{CBO}$	— — — —	1.0 1.0 5.0 5.0	mA
Emitter Cutoff Current ( $V_{BE} = 5.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	40	mA
<b>ON CHARACTERISTICS</b>				
DC Current Gain ( $I_C = 2.5\text{ A}$ , $V_{CE} = 5.0\text{ Vdc}$ ) ( $I_C = 5.0\text{ A}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	100 250 25 50	— — — —	—
Collector-Emitter Saturation Voltage ( $I_C = 2.5\text{ A}$ , $I_B = 50\text{ mA}$ ) ( $I_C = 5.0\text{ A}$ , $I_B = 400\text{ mA}$ )	$V_{CE(sat)}$	— —	2.2 2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 5.0\text{ A}$ , $I_B = 400\text{ mA}$ )	$V_{BE(sat)}$	—	3.0	Vdc
Base-Emitter On Voltage ( $I_C = 2.5\text{ A}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$V_{BE(on)}$	—	2.5	Vdc


FIGURE 1 — FORWARD BIAS SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor — average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 2 — DC CURRENT GAIN




**MOTOROLA**

<b>NPN</b>		<b>PNP</b>
<b>MJ3247</b>	<b>TO-66</b>	<b>MJ3237</b>
<b>MJ3248</b>		<b>MJ3238</b>
<b>MJ4247</b>	<b>TO-3</b>	<b>MJ4237</b>
<b>MJ4248</b>		<b>MJ4238</b>

**1.3**

### COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for use as high-frequency drivers in audio amplifiers.

- DC Current Gain Specified to 4.0 Amperes

$$h_{FE} = 40 \text{ (Min) @ } I_C = 3.0 \text{ Adc}$$

$$= 20 \text{ (Min) @ } I_C = 4.0 \text{ Adc}$$

- Collector-Emitter Sustaining Voltage

$$V_{CE(sus)} = 120 \text{ Vdc (Min)}$$

$$= 150 \text{ Vdc (Min)}$$


- High Current Gain - Bandwidth Product

$$f_T = 20 \text{ MHz (Min) @ } I_C = 500 \text{ mAdc}$$


### 8 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS

**120-150 VOLTS**  
**75 WATTS - TO-66**  
**90 WATTS - TO-3**

**MJ4247**  
**MJ4248**



**MJ4237**  
**MJ4238**



DIM	MIN	MAX	MIN	MAX
A	28.17	—	1.100	—
B	27.98	—	0.820	—
C	6.35	7.62	0.250	0.300
D	0.98	1.09	0.039	0.043
E	—	3.43	—	0.135
F	28.96	30.40	1.171	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.58	0.210	0.220
J	16.84	17.15	0.665	0.675
K	7.11	12.19	0.440	0.480
L	2.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case  
(TO-3)


STYLE 1  
PIN 1 BASE  
2 EMITTER  
3 CASE COLLECTOR

NOTE  
1. DIM "D" IS DIA

**MJ3247**  
**MJ3248**



**MJ3237**  
**MJ3238**




DIM	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.68	0.028	0.024
E	1.27	1.81	0.050	0.075
F	24.33	24.40	0.958	0.962
G	4.83	5.32	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.98	0.570	0.590
K	3.14	—	0.120	—
P	1.27	—	0.050	—
Q	3.81	3.86	0.142	0.152
S	—	8.89	—	0.350
T	3.68	—	0.145	—
U	15.15	—	0.620	—

STYLE 1  
PIN 1 BASE  
2 EMITTER  
3 CASE COLLECTOR

All JEDEC Dimensions and Notes Apply  
CASE 80 02  
TO-66

FIGURE 1 - POWER DERATING



NPN MJ3247, MJ3248, MJ4247, MJ4248  
PNP MJ3237, MJ3238, MJ4247, MJ4238

1.3

# ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 10 \text{ mA}$ , $I_B = 0$ ) MJ4237, MJ4247, MJ3237, MJ3247 MJ4238, MJ4248, MJ3238, MJ3248	$V_{CE(sus)}$	120 150	— —	Vdc
Collector Cutoff Current ( $V_{CE} = 120 \text{ Vdc}$ , $I_B = 0$ ) MJ4237, MJ4247, MJ3237, MJ3247 ( $V_{CE} = 150 \text{ Vdc}$ , $I_B = 0$ ) MJ4238, MJ4248, MJ3238, MJ3248	$I_{CEO}$	— —	0.1 0.1	mA
Collector Cutoff Current ( $V_{CB} = 120 \text{ Vdc}$ , $I_E = 0$ ) MJ4237, MJ4247, MJ3237, MJ3247 ( $V_{CB} = 150 \text{ Vdc}$ , $I_E = 0$ ) MJ4238, MJ4248, MJ3238, MJ3248	$I_{CBO}$	— —	10 10	$\mu\text{A}$
Emitter Cutoff Current ( $V_{BE} = 5.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	10	$\mu\text{A}$
<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 0.1 \text{ A}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 2.0 \text{ A}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 3.0 \text{ A}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 4.0 \text{ A}$ , $V_{CE} = 2.0 \text{ Vdc}$ )	$h_{FE}$	40 40 40 20	— — — —	—
DC Current Gain Linearity ( $V_{CE}$ From 2.0V to 20V, $I_C$ From 0.1A to 3A) (NPN TO PNP)	$h_{FE}$	Typ 2 3		
Collector-Emitter Saturation Voltage ( $I_C = 1.0 \text{ A}$ , $I_B = 0.1 \text{ A}$ )	$V_{CE(sat)}$	—	0.5	Vdc
Base-Emitter On Voltage ( $I_C = 1.0 \text{ A}$ , $V_{CE} = 2.0 \text{ Vdc}$ )	$V_{BE(on)}$	—	1.0	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current Gain — Bandwidth Product (2) ( $I_C = 500 \text{ mA}$ , $V_{CE} = 10 \text{ Vdc}$ , $f_{test} = 10 \text{ MHz}$ )	$f_T$	20	—	MHz

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

(2)  $f_T = |h_{fe}| \cdot f_{test}$

FIGURE 2 — CAPACITANCES





FIGURE 3 — CURRENT GAIN BANDWIDTH PRODUCT



NPN MJ3247, MJ3248, MJ4247, MJ4248  
PNP MJ3237, MJ3238, MJ4247, MJ4238

1.3

FIGURE 4 — THERMAL RESPONSE (TO-66)





FIGURE 5 — THERMAL RESPONSE (TO-3)



FORWARD BIAS SAFE OPERATING AREA

FIGURE 6 — MJ3237, 38/MJ3247, 48





FIGURE 7 — MJ4237, 38/MJ4247, 48



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

Second breakdown pulse limits are valid for duty cycles to 10%. At high case temperatures, thermal limitations may reduce the power that can be handled to values less than the limitations imposed by second breakdown.



FIGURE 8 — DC CURRENT GAIN





FIGURE 9 — "ON" VOLTAGE







FIGURE 10 — SWITCHING TIMES




### MEDIUM-POWER COMPLEMENTARY SILICON TRANSISTORS

... for use as output devices in complementary general purpose amplifier applications.

- High DC Current Gain —  $h_{FE} = 3500$  (Typ) @  $I_C = 10 \text{ Adc}$
- Monolithic Construction with Built-In Base-Emitter Shunt Resistor

### 16 AMPERE DARLINGTON POWER TRANSISTORS COMPLEMENTARY SILICON

60-100 VOLTS  
150 WATTS





#### MAXIMUM RATINGS

Rating	Symbol	MJ4030 MJ4033	MJ4031 MJ4034	MJ4032 MJ4035	Unit
Collector-Emitter Voltage	$V_{CE0}$	60	80	100	Vdc
Collector-Base Voltage	$V_{CB}$	60	80	100	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0			Vdc
Collector Current	$I_C$	16			Adc
Base Current	$I_B$	0.5			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	150 0.857			Watts $\text{W}/^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_{J, T_{stg}}$	-55 to +200			$^\circ\text{C}$

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	1.17	$^\circ\text{C}/\text{W}$

FIGURE 1 — DARLINGTON CIRCUIT SCHEMATIC



STYLE 1  
PIN 1. BASE  
2. EMITTER  
CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.560
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.039	0.043
E	1.48	1.78	0.059	0.070
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120

CASE 1-04

#### NOTES:

1. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-3 OUTLINE SHALL APPLY.

# MJ4030, MJ4031, MJ4032 PNP/MJ4033, MJ4034, MJ4035 NPN

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Breakdown Voltage(1) ( $I_C = 100 \text{ mAdc}$ , $I_B = 0$ )	$BV_{CEO}$	60 80 100	—	Vdc
Collector-Emitter Leakage Current ( $V_{CE} = 60 \text{ Vdc}$ , $R_{BE} = 1.0 \text{ k ohm}$ )	$I_{CER}$	—	1.0	mA
( $V_{CE} = 80 \text{ Vdc}$ , $R_{BE} = 1.0 \text{ k ohm}$ )			1.0	
( $V_{CE} = 100 \text{ Vdc}$ , $R_{BE} = 1.0 \text{ k ohm}$ )			1.0	
( $V_{CE} = 60 \text{ Vdc}$ , $R_{BE} = 1.0 \text{ k ohm}$ , $T_C = 150^\circ\text{C}$ )			5.0	
( $V_{CE} = 80 \text{ Vdc}$ , $R_{BE} = 1.0 \text{ k ohm}$ , $T_C = 150^\circ\text{C}$ )			5.0	
( $V_{CE} = 100 \text{ Vdc}$ , $R_{BE} = 1.0 \text{ k ohm}$ , $T_C = 150^\circ\text{C}$ )			5.0	
Emitter Cutoff Current ( $V_{BE} = 5.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	5.0	mA
Collector-Emitter Leakage Current ( $V_{CE} = 30 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	—	3.0	mA
( $V_{CE} = 40 \text{ Vdc}$ , $I_B = 0$ )			3.0	
( $V_{CE} = 50 \text{ Vdc}$ , $I_B = 0$ )			3.0	

## ON CHARACTERISTICS(1)

DC Current Gain ( $I_C = 10 \text{ Adc}$ , $V_{CE} = 3.0 \text{ Vdc}$ )	$h_{FE}$	1000	—	
Collector-Emitter Saturation Voltage ( $I_C = 10 \text{ Adc}$ , $I_B = 40 \text{ mA}$ )	$V_{CE(sat)}$	—	2.5 4.0	Vdc
( $I_C = 16 \text{ Adc}$ , $I_B = 80 \text{ mA}$ )				
Base-Emitter Voltage ( $I_C = 10 \text{ Adc}$ , $V_{CE} = 3.0 \text{ Vdc}$ )	$V_{BE}$	—	3.0	Vdc

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$

FIGURE 2 — DC CURRENT GAIN




FIGURE 4 — "ON" VOLTAGES




FIGURE 3 — SMALL-SIGNAL CURRENT GAIN





FIGURE 5 — DC SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and secondary breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; e.g., the transistor

must not be subjected to greater dissipation than the curves indicate. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.



# MOTOROLA

# MJ4502

# 1.3

## HIGH-POWER PNP SILICON TRANSISTOR


... for use as an output device in complementary audio amplifiers to 100-Watts music power per channel.

- High DC Current Gain —  $h_{FE} = 25-100$  @  $I_C = 7.5$  A
- Excellent Safe Operating Area
- Complement to the NPN MJ802

## 30 AMPERE POWER TRANSISTOR

PNP SILICON

100 VOLTS  
200 WATTS





## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CE}$	100	Vdc
Collector-Base Voltage	$V_{CB}$	100	Vdc
Collector-Emitter Voltage	$V_{CEO}$	90	Vdc
Emitter-Base Voltage	$V_{EB}$	4.0	Vdc
Collector Current	$I_C$	30	Adc
Base Current	$I_B$	7.5	Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	200 1.14	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200	$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	0.875	$^\circ\text{C/W}$

FIGURE 1 — POWER-TEMPERATURE DERATING CURVE



STYLE 1:

PIN 1: BASE

2: EMITTER

CASE: COLLECTOR

NOTE:

1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	25.67	—	1.050

CASE 11-01  
TO-3

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Breakdown Voltage <sup>(1)</sup> ( $I_C = 200\text{ mA}$ , $R_{BE} = 100\text{ Ohms}$ )	$BV_{CEr}$	100	—	Vdc
Collector-Emitter Sustaining Voltage <sup>(1)</sup> ( $I_C = 200\text{ mA}$ )	$V_{CE0(sus)}$	90	—	Vdc
Collector-Base Cutoff Current ( $V_{CB} = 100\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 100\text{ Vdc}$ , $I_E = 0$ , $T_C = 150^\circ\text{C}$ )	$I_{CB0}$	—	1.0 5.0	mA
Emitter-Base Cutoff Current ( $V_{BE} = 4.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EB0}$	—	1.0	mA
<b>ON CHARACTERISTICS<sup>(1)</sup></b>				
DC Current Gain ( $I_C = 7.5\text{ A}$ , $V_{CE} = 2.0\text{ Vdc}$ )	$h_{FE}$	25	100	—
Base-Emitter "On" Voltage ( $I_C = 7.5\text{ A}$ , $V_{CE} = 2.0\text{ Vdc}$ )	$V_{BE(on)}$	—	1.3	Vdc
Collector-Emitter Saturation Voltage ( $I_C = 7.5\text{ A}$ , $I_B = 0.75\text{ A}$ )	$V_{CE(sat)}$	—	0.8	Vdc
Base-Emitter Saturation Voltage ( $I_C = 7.5\text{ A}$ , $I_B = 0.75\text{ A}$ )	$V_{BE(sat)}$	—	1.3	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current Gain - Bandwidth Product ( $I_C = 1.0\text{ A}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1.0\text{ MHz}$ )	$f_T$	2.0	—	MHz

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

FIGURE 2 - DC CURRENT GAIN




FIGURE 3 - "ON" VOLTAGES





FIGURE 4 - ACTIVE REGION SAFE OPERATING AREA



The Safe Operating Area Curves Indicate  $I_C - V_{CE}$  limits below which the device will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum  $T_J$ , power-temperature derating must be observed for both steady state and pulse power conditions.



# MOTOROLA

# MJ4645 thru MJ4647

# 1.3

## PNP SILICON POWER TRANSISTORS

... designed for high-voltage amplifier and saturated switching applications at collector currents to one Ampere. Ideally suited for applications of dc-to-dc converters, relay and hammer drivers, motor controls, and servo and pulse amplifiers. High-voltage ratings permit direct-line operation.

- Low Collector-Emitter Saturation Voltage –  $V_{CE(sat)} = < 1.5 \text{ Vdc (Max) @ } I_C = 500 \text{ mAdc}$
- High Collector-Emitter Breakdown Voltage –  $BV_{CEO} = 200, 300, \text{ and } 400 \text{ Vdc (Min)}$
- DC Current Gain Specified –  $10 \text{ mAdc to } 500 \text{ mAdc}$

1.0 AMPERE  
POWER TRANSISTORS  
PNP SILICON  
200-300-400 VOLTS  
5 WATTS





## MAXIMUM RATINGS

Rating	Symbol	MJ4645	MJ4646	MJ4647	Unit
Collector-Emitter Voltage	$V_{CEO}$	200	300	400	Vdc
Collector-Base Voltage	$V_{CB}$	200	300	400	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0			Vdc
Collector Current – Continuous Peak	$I_C$	0.5 1.0			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	5.0			Watts
Derate above $25^\circ\text{C}$		28.6			mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200			$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	35	$^\circ\text{C/W}$

FIGURE 1 – POWER DERATING



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.89	9.40	0.350	0.370
B	8.00	8.51	0.315	0.335
C	6.10	6.60	0.240	0.260
D	0.406	0.533	0.016	0.021
E	0.229	3.18	0.009	0.125
F	0.406	0.483	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.711	0.864	0.028	0.034
J	0.737	1.02	0.029	0.040
K	12.70	—	0.500	—
L	6.35	—	0.250	—
M	45 $^\circ$ NOM	—	45 $^\circ$ NOM	—
P	—	1.27	—	0.050
Q	90 $^\circ$ NOM	—	90 $^\circ$ NOM	—
R	2.54	—	0.100	—

All JEDEC dimensions and notes apply.

CASE 79-02  
TO-39



# MJ4645 thru MJ4647

## ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Breakdown Voltage (1) ( $I_C = 10\text{ mA}$ , $I_B = 0$ )	$BV_{CEO}$	200 300 400	— — —	— — —	Vdc
Collector-Base Breakdown Voltage ( $I_C = 100\text{ }\mu\text{A}$ , $I_E = 0$ )	$BV_{CBO}$	200 300 400	— — —	— — —	Vdc
Emitter-Base Breakdown Voltage ( $I_E = 100\text{ }\mu\text{A}$ , $I_C = 0$ )	$BV_{EBO}$	5.0	—	—	Vdc
Collector Cutoff Current ( $V_{CE} = 200\text{ Vdc}$ , $V_{BE(\text{off})} = 0.5\text{ Vdc}$ )	$I_{CEX}$	—	—	10	$\mu\text{A}$

## ON CHARACTERISTICS

DC Current Gain ( $I_C = 10\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ ) ( $I_C = 100\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ ) (1) ( $I_C = 500\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ ) (1)	$h_{FE}$	20 25 20	— — —	— — —	—
Collector-Emitter Saturation Voltage ( $I_C = 500\text{ mA}$ , $I_B = 100\text{ mA}$ )	$V_{CE(\text{sat})}$	— — —	0.5 0.6 0.75	1.0 1.2 1.5	Vdc

## DYNAMIC CHARACTERISTICS


Current-Gain-Bandwidth Product ( $I_C = 70\text{ mA}$ , $V_{CE} = 20\text{ Vdc}$ , $f = 20\text{ MHz}$ )	$f_T$	40 30	— —	— —	MHz
Output Capacitance ( $V_{CB} = 20\text{ Vdc}$ , $I_E = 0$ , $f = 100\text{ kHz}$ )	$C_{ob}$	— —	— —	80 60	pF

## SWITCHING CHARACTERISTICS

Delay Time ( $V_{CC} = 100\text{ Vdc}$ , $I_C = 500\text{ mA}$ , $I_B = 50\text{ mA}$ , $V_{BE(\text{off})} = 5.0\text{ Vdc}$ )	$t_d$	—	—	100	ns
Rise Time ( $V_{CC} = 100\text{ Vdc}$ , $I_C = 500\text{ mA}$ , $I_B = 50\text{ mA}$ , $V_{BE(\text{off})} = 5.0\text{ Vdc}$ )	$t_r$	—	—	100	ns
Turn-Off Time ( $V_{CC} = 100\text{ Vdc}$ , $I_C = 500\text{ mA}$ , $I_B = I_{B2} = 50\text{ mA}$ , Pulse Width = $1.0\text{ }\mu\text{s}$ )	$t_{off}$	—	—	720	ns

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

FIGURE 2 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 2 is based on  $T_{J(pk)} = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 200^\circ\text{C}$ . At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## Designers Data Sheet

### SWITCHMODE SERIES PNP SILICON POWER TRANSISTORS

The MJ6502 and MJ6503 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits


#### Fast Turn-Off Times

- 100 ns Inductive Fall Time @ 25°C (Typ)
- 125 ns Inductive Crossover Time @ 25°C (Typ)

Operating Temperature Range - 65 to +200°C

100°C Performance Specified for:

- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents




8 AMPERE

PNP SILICON  
POWER TRANSISTORS

250 AND 400 VOLTS  
125 WATTS

#### Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data - representing device characteristics boundaries - are given to facilitate "worst case" design.



#### NOTES:

1. DIMENSIONS Q AND V ARE DATUMS.
2. (T) IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Ø:

$$\phi \pm 0.13 (0.005) \text{ T V } \phi$$

#### FOR LEADS:

$$\phi \pm 0.13 (0.005) \text{ T V } \phi \phi$$

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MIN	MAX	MIN	MAX
A	39.37	—	1.550	—
B	21.08	—	0.830	—
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.065	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	26.67	—	1.050	—
U	4.93	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05

STYLE 1  
PIN 1 BASE  
CASE EMITTER  
CASE COLLECTOR

#### MAXIMUM RATINGS

Rating	Symbol	MJ6502	MJ6503	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	250	400	Vdc
Collector-Emitter Voltage	$V_{CEV}$	300	450	Vdc
Emitter Base Voltage	$V_{EB}$	—	6.0	Vdc
Collector Current - Continuous	$I_C$	8.0	—	Adc
Peak (1)	$I_{CM}$	16	—	Adc
Base Current - Continuous	$I_B$	4.0	—	Adc
Peak (1)	$I_{BM}$	8.0	—	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	125	—	Watts
@ $T_C = 100^\circ\text{C}$		71.5	—	
Derate above $25^\circ\text{C}$		0.714	—	W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200	—	°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.4	°C/W
Maximum Lead Temperature for Soldering	$T_L$	275	°C
Purposes: 1/8" from Case for 5 Seconds			

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle < 10%.

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 10\text{ mA}$ , $I_B = 0$ )	MJ6502 MJ6503 $V_{CEO(sus)}$	250 400	—	—	Vdc
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^{\circ}\text{C}$ )	$I_{CEV}$	—	—	0.5 2.5	mAdc
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEV}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^{\circ}\text{C}$ )	$I_{CER}$	—	—	3.0	mAdc
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mAdc
SECOND BREAKDOWN					
Second Breakdown Collector Current with base forward biased	$I_{S/b}$	See Figure 12			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13			
ON CHARACTERISTICS (1)					
DC Current Gain ( $I_C = 2.0\text{ Adc}$ , $V_{CE} = 5\text{ Vdc}$ )	$h_{FE}$	15	—	—	—
Collector-Emitter Saturation Voltage ( $I_C = 4\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 8\text{ Adc}$ , $I_B = 3.0\text{ Adc}$ ) ( $I_C = 4\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ , $T_C = 100^{\circ}\text{C}$ )	$V_{CE(sat)}$	—	—	1.5 5.0 2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 4\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 4\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ , $T_C = 100^{\circ}\text{C}$ )	$V_{BE(sat)}$	—	—	1.5 1.5	Vdc
DYNAMIC CHARACTERISTICS					
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	100	—	400	pF
SWITCHING CHARACTERISTICS					
Resistive Load (Table 1)					
Delay Time	$(V_{CC} = 250\text{ Vdc}$ , $I_C = 4.0\text{ A}$ , $I_{B1} = 1.0\text{ A}$ , $t_p = 50\ \mu\text{s}$ , Duty Cycle $\leq 2\%$ )	$t_d$	—	0.025	0.1 $\mu\text{s}$
Rise Time		$t_r$	—	0.100	0.5 $\mu\text{s}$
Storage Time	$(V_{CC} = 250\text{ Vdc}$ , $I_C = 4.0\text{ A}$ , $I_{B1} = 1.0\text{ A}$ , $V_{BE(off)} = 5\text{ Vdc}$ , $t_p = 50\ \mu\text{s}$ , Duty Cycle $\leq 2\%$ )	$t_s$	—	0.60	2.0 $\mu\text{s}$
Fall Time		$t_f$	—	0.11	0.5 $\mu\text{s}$
Inductive Load, Clamped (Table 1)					
Storage Time	$(I_C = 4\text{ A(pk)}$ , $V_{CE(pk)} = 250\text{ Vdc}$ , $I_{B1} = 1.0\text{ A}$ , $V_{BE(off)} = 5\text{ Vdc}$ , $T_C = 100^{\circ}\text{C}$ )	$t_{SV}$	—	0.8	3.0 $\mu\text{s}$
Crossover Time		$t_C$	—	0.4	1.5 $\mu\text{s}$
Fall Time		$t_{f1}$	—	0.1	— $\mu\text{s}$
Storage Time	$(I_C = 4\text{ A(pk)}$ , $V_{CE(pk)} = 250\text{ Vdc}$ , $I_{B1} = 1.0\text{ A}$ , $V_{BE(off)} = 5\text{ Vdc}$ , $T_C = 25^{\circ}\text{C}$ )	$t_{SV}$	—	0.5	— $\mu\text{s}$
Crossover Time		$t_C$	—	0.125	— $\mu\text{s}$
Fall Time		$t_{f1}$	—	0.1	— $\mu\text{s}$

(1) Pulse Test: PW = 300  $\mu\text{s}$ , Duty Cycle  $\leq 2\%$

DC CHARACTERISTICS

1.3

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION




FIGURE 6 — CAPACITANCE




TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V <sub>CEO</sub> (sus)	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	<p>-10 V <math>\xrightarrow{20}</math> 0</p> <p>PW Varied to Attain <math>I_C</math> 100 mA</p>	<p>-V adjusted to obtain desired <math>I_{B1}</math> +V adjusted to obtain desired <math>V_{BE(off)}</math></p>	<p>TURN ON TIME 1 2 <math>I_{B1}</math> adjusted to obtain the forced hFE desired</p> <p>TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit</p>
CIRCUIT VALUES	$L_{coil} = 80$ mH $V_{CC} = 10$ V $R_{coil} = 0.75 \Omega$	$L_{coil} = 180$ $\mu$ H $R_{coil} = 0.05 \Omega$ $V_{CC} = 20$ V $V_{clamp} = 250$ V $R_B$ adjusted to attain $I_{B1}$	$V_{CC} = 250$ V $R_L = 62 \Omega$ Pulse Width = 10 $\mu$ s
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> <p>See above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p> <p><math>t_1</math> Adjusted to Obtain <math>I_C</math></p> <p><math>t_1 = \frac{L_{coil}(I_{Cpk})}{V_{CC}}</math></p> <p><math>t_2 = \frac{L_{coil}(I_{Cpk})}{V_{clamp}}</math></p> <p>Test Equipment Scope Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p>

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 – INDUCTIVE SWITCHING TIMES



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- $t_{SV}$  = Voltage Storage Time, 90%  $I_B$  to 10%  $V_{CE}(pk)$
- $t_{RV}$  = Voltage Rise Time, 10–90%  $V_{CE}(pk)$
- $t_{fi}$  = Current Fall Time, 90–10%  $I_C$
- $t_{ti}$  = Current Tail, 10–2%  $I_C$
- $t_c$  = Crossover Time, 10%  $V_{CE}(pk)$  to 10%  $I_C$

An enlarged portion of the inductive switching waveforms

is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general,  $t_{RV} + t_{fi} \approx t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{SV}$ ) which are guaranteed at 100°C.

FIGURE 9 – TURN-ON SWITCHING TIMES




FIGURE 10 – TURN-OFF SWITCHING TIMES





FIGURE 11 – THERMAL RESPONSE





The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.

FIGURE 12 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 13 – RBSOA, REVERSE BIAS SWITCHING SAFE OPERATING AREA





FIGURE 14 PEAK REVERSE BASE CURRENT



## SAFE OPERATING AREA INFORMATION

## FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 12 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C > 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 15.

$T_J(pk)$  may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the RBSOA characteristics.

FIGURE 15 POWER DERATING





# MOTOROLA

# MJ6700

# 1.3

## MEDIUM-POWER PNP SILICON TRANSISTORS

... designed for switching and wide-band amplifier applications.

- Low Collector-Emitter Saturation Voltage –  $V_{CE(sat)} = 1.2 \text{ Vdc}$  (Max) @  $I_C = 7.0 \text{ Adc}$
- DC Current Gain Specified to 5 Amperes
- Excellent Safe Operating Area
- Packaged in the Compact, High Dissipation TO-59 Case
- Isolated Collector Configuration – 700 V Breakdown

## 7 AMPERE POWER TRANSISTORS PNP SILICON

60 VOLTS  
60 WATTS




## MAXIMUM RATINGS

Rating	Symbol	MJ6700	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	Vdc
Collector-Base Voltage	$V_{CB}$	60	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0	Vdc
Collector Current – Continuous	$I_C$	7.0	Adc
Base Current	$I_B$	1.0	Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	60 343	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200	$^\circ\text{C}$


## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	2.91	$^\circ\text{C/W}$

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



Safe Area Curves are indicated by Figure 2. All limits are applicable and must be observed.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	10.77	11.10	0.424	0.437
C	8.13	11.89	0.320	0.468
E	2.29	3.81	0.090	0.150
G	4.70	5.46	0.185	0.215
H	—	1.98	—	0.078
J	10.16	11.56	0.400	0.455
K	14.48	19.38	0.570	0.763
L	2.29	2.79	0.090	0.110
N	—	6.35	—	0.250
P	4.14	4.80	0.163	0.189
Q	1.02	1.65	0.040	0.065
R	8.08	9.65	0.318	0.380
S	4.212	4.310	0.1658	0.1697
T	9.65	11.10	0.380	0.437

All JEDEC dimensions and notes apply  
Collector isolated from case.

CASE 160-03  
(TO-59)

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage <sup>(1)</sup> ( $I_C = 50 \text{ mAdc}$ , $I_B = 0$ )	$V_{CE(sus)}$	60	—	Vdc
Collector Cutoff Current ( $V_{CE} = 55 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	—	100	$\mu\text{Adc}$
Collector Cutoff Current ( $V_{CE} = 55 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ )	$I_{CEX}$	—	10	$\mu\text{Adc}$
( $V_{CE} = 55 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )		—	1.0	mAdc
Collector Cutoff Current ( $V_{CB} = 60 \text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	—	10	$\mu\text{Adc}$
Emitter Cutoff Current ( $V_{EB} = 5.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	100	$\mu\text{Adc}$

**ON CHARACTERISTICS <sup>(1)</sup>**

DC Current Gain ( $I_C = 500 \text{ mAdc}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 2.0 \text{ Adc}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 5.0 \text{ Adc}$ , $V_{CE} = 2.0 \text{ Vdc}$ )	$h_{FE}$	25 25 15	— 180 —	—
Collector-Emitter Saturation Voltage ( $I_C = 2.0 \text{ Adc}$ , $I_B = 0.2 \text{ Adc}$ ) ( $I_C = 7.0 \text{ Adc}$ , $I_B = 0.7 \text{ Adc}$ )	$V_{CE(sat)}$	— —	0.7 1.2	Vdc
Base-Emitter Saturation Voltage ( $I_C = 2.0 \text{ Adc}$ , $I_B = 0.2 \text{ Adc}$ ) ( $I_C = 7.0 \text{ Adc}$ , $I_B = 0.7 \text{ Adc}$ )	$V_{BE(sat)}$	— —	1.2 2.0	Vdc

**DYNAMIC CHARACTERISTICS**


Current-Gain-Bandwidth Product ( $I_C = 500 \text{ mAdc}$ , $V_{CE} = 10 \text{ Vdc}$ , $f = 10 \text{ MHz}$ )	$f_T$	30	—	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 100 \text{ kHz}$ )	$C_{ob}$	—	300	pF
Input Capacitance ( $V_{BE} = 2.0 \text{ Vdc}$ , $I_C = 0$ , $f = 100 \text{ kHz}$ )	$C_{ib}$	—	1250	pF

**SWITCHING CHARACTERISTICS**

Delay Time ( $V_{CC} = 40 \text{ Vdc}$ , $V_{BE(off)} = 4.0 \text{ Vdc}$ )	$t_d$	—	100	ns
Rise Time ( $I_C = 2.0 \text{ Adc}$ , $I_{B1} = 200 \text{ mAdc}$ )	$t_r$	—	100	ns
Storage Time ( $V_{CC} = 40 \text{ Vdc}$ , $I_C = 2.0 \text{ Adc}$ )	$t_s$	—	1.0	$\mu\text{s}$
Fall Time ( $I_{B1} = I_{B2} = 200 \text{ mAdc}$ )	$t_f$	—	150	ns


<sup>(1)</sup> Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle = 2.0%

FIGURE 2 — ACTIVE-REGION SAFE OPERATING AREA



The Safe Operating Area Curves indicate  $I_C$ - $V_{CE}$  limits below which the device will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum  $T_J$ , power-temperature derating must be observed for both steady state and pulse power conditions.

FIGURE 3 — SWITCHING TIME TEST CIRCUIT





# MOTOROLA

# MJ8100

# 1.3

## MEDIUM-POWER PNP SILICON TRANSISTORS

... designed for switching and wide band amplifier applications.

- Low Collector-Emitter Saturation Voltage —  $V_{CE(sat)} = 1.2 \text{ Vdc (Max)} @ I_C = 5.0 \text{ Amp}$
- DC Current Gain Specified to 5 Amperes
- Excellent Safe Operating Area
- Packaged in the Compact TO-39 Case for Critical Space-Limited Applications.

## 5 AMPERE POWER TRANSISTORS

### PNP SILICON

**60 VOLTS  
10 WATTS**





## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	Vdc
Collector-Base Voltage	$V_{CB}$	60	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0	Vdc
Collector Current — Continuous	$I_C$	5.0	Adc
Base Current	$I_B$	1.0	Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	10 57.2	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200	$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	17.5	$^\circ\text{C/W}$

FIGURE 1 — POWER-TEMPERATURE DERATING CURVE



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.89	9.40	0.350	0.370
B	8.00	8.51	0.315	0.335
C	6.10	6.60	0.240	0.260
D	0.406	0.533	0.016	0.021
E	0.229	3.18	0.009	0.125
F	0.406	0.483	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.711	0.864	0.028	0.034
J	0.737	1.02	0.029	0.040
K	12.70	—	0.500	—
L	6.35	—	0.250	—
M	45° NOM	—	45° NOM	—
P	—	1.27	—	0.050
Q	90° NOM	—	90° NOM	—
R	2.54	—	0.100	—

All JEDEC dimensions and notes apply.

CASE 79-02  
TO-39

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage <sup>(1)</sup> ( $I_C = 50 \text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	60	—	Vdc
Collector Cutoff Current ( $V_{CE} = 55 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	—	100	$\mu\text{Adc}$
Collector Cutoff Current ( $V_{CE} = 55 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ )  ( $V_{CE} = 55 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	—	10 1.0	$\mu\text{Adc}$ mA
Collector Cutoff Current ( $V_{CB} = 60 \text{ V}$ , $I_E = 0$ )	$I_{CBO}$	—	10	$\mu\text{Adc}$
Emitter Cutoff Current ( $V_{BE} = 5.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	100	$\mu\text{Adc}$

ON CHARACTERISTICS <sup>(1)</sup>

DC Current Gain ( $I_C = 500 \text{ mA}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 2.0 \text{ Adc}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 5.0 \text{ Adc}$ , $V_{CE} = 2.0 \text{ Vdc}$ )	$h_{FE}$	25 25 15	— 180 —	—
Collector-Emitter Saturation Voltage ( $I_C = 2.0 \text{ Adc}$ , $I_B = 0.2 \text{ Adc}$ ) ( $I_C = 5.0 \text{ Adc}$ , $I_B = 0.5 \text{ Adc}$ )	$V_{CE(sat)}$	— —	0.7 1.2	Vdc
Base-Emitter Saturation Voltage ( $I_C = 2.0 \text{ Adc}$ , $I_B = 0.2 \text{ Adc}$ ) ( $I_C = 5.0 \text{ Adc}$ , $I_B = 0.5 \text{ Adc}$ )	$V_{BE(sat)}$	— —	1.2 1.8	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain — Bandwidth Product ( $I_C = 0.5 \text{ Adc}$ , $V_{CE} = 10 \text{ Vdc}$ , $f = 10 \text{ MHz}$ )	$f_T$	30	—	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 100 \text{ kHz}$ )	$C_{ob}$	—	300	pF
Input Capacitance ( $V_{BE} = 2.0 \text{ Vdc}$ , $I_C = 0$ , $f = 100 \text{ kHz}$ )	$C_{ib}$	—	1250	pF

SWITCHING CHARACTERISTICS

Delay Time ( $V_{CC} = 40 \text{ Vdc}$ , $V_{BE(off)} = 4.0 \text{ Vdc}$ )	$t_d$	—	100	ns
Rise Time ( $I_C = 2.0 \text{ Adc}$ , $I_{B1} = 0.2 \text{ Adc}$ )	$t_r$	—	100	ns
Storage Time ( $V_{CC} = 40 \text{ Vdc}$ , $I_C = 2.0 \text{ Adc}$ )	$t_s$	—	1.0	$\mu\text{s}$
Fall Time ( $I_{B1} = I_{B2} = 0.2 \text{ Adc}$ )	$t_f$	—	150	ns

<sup>(1)</sup> Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$

FIGURE 2 — ACTIVE-REGION SAFE OPERATING AREA





FIGURE 3 — SWITCHING TIME TEST CIRCUIT



The Safe Operating Area Curves indicate  $I_C$ - $V_{CE}$  limits below which the device will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum  $T_J$ , power-temperature derating must be observed for both steady state and pulse power conditions.



# MOTOROLA

## MJ8500

## MJ8501

# 1.3

## Designers Data Sheet

### SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

The MJ8500 and MJ8501 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

#### Fast Turn-Off Times

- 300 ns Inductive Fall Time — 25°C (Typ)
- 500 ns Inductive Crossover Time — 25°C (Typ)
- 900 ns Inductive Storage Time — 25°C (Typ)

Operating Temperature Range —65 to +200°C

100°C Performance Specified for:

- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents

### MAXIMUM RATINGS

Rating	Symbol	MJ8500	MJ8501	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	700	800	Vdc
Collector-Emitter Voltage	$V_{CEV}$	1200	1400	Vdc
Emitter Base Voltage	$V_{EB}$	8.0	8.0	Vdc
Collector Current — Continuous	$I_C$	2.5	2.5	Adc
	$I_{CM}$	5.0	5.0	Adc
Base Current — Continuous	$I_B$	2.0	2.0	Adc
	$I_{RM}$	4.0	4.0	Adc
Total Power Dissipation @ $T_C = 25^\circ C$ @ $T_C = 100^\circ C$	$P_D$	125	125	Watts
		71	71	
	Derate above 25°C	0.71	0.71	W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		°C

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.4	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle < 10%.



2.5 AMPERE

### NPN SILICON POWER TRANSISTORS

700 and 800 VOLTS  
125 WATTS

### Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



- NOTES:  
1. DIMENSIONS Q AND V ARE DATUMS  
2. [T] IS SEATING PLANE AND DATUM  
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q

FOR LEADS

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A		39.37	-	1.550
B	-	21.08		0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	-	3.43	-	0.135
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.83 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	-	26.67	-	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05 TO 3



ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	MJ8500 MJ8501 $V_{CE(sus)}$	700 800	— —	— —	Vdc
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEV}$	— —	— —	0.25 5.0	mAdc
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEV}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	5.0	mAdc
Emitter Cutoff Current ( $V_{EB} = 7.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mAdc
SECOND BREAKDOWN					
Second Breakdown Collector Current with base forward biased	$I_{S/b}$	See Figure 12			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13			
ON CHARACTERISTICS (1)					
DC Current Gain ( $I_C = 0.5\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	7.5	—	—	—
Collector-Emitter Saturation Voltage ( $I_C = 1.0\text{ Adc}$ , $I_B = 0.33\text{ Adc}$ ) ( $I_C = 2.5\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 1.0\text{ Adc}$ , $I_B = 0.33\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	2.0 5.0 3.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 1.0\text{ Adc}$ , $I_B = 0.33\text{ Adc}$ ) ( $I_C = 1.0\text{ Adc}$ , $I_B = 0.33\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc
DYNAMIC CHARACTERISTICS					
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	50	—	250	pF
SWITCHING CHARACTERISTICS					
Resistive Load (Table 1)					
Delay Time	$(V_{CC} = 500\text{ Vdc}$ , $I_C = 1.0\text{ A}$ , $I_{B1} = 0.33\text{ A}$ , $V_{BE(off)} = 5.0\text{ Vdc}$ , $t_p = 50\ \mu\text{s}$ , Duty Cycle $\leq 2.0\%$ )	$t_d$	—	0.045	0.20 $\mu\text{s}$
Rise Time		$t_r$	—	0.2	2.0 $\mu\text{s}$
Storage Time		$t_s$	—	1.0	4.0 $\mu\text{s}$
Fall Time		$t_f$	—	0.5	2.0 $\mu\text{s}$
Inductive Load, Clamped (Table 1)					
Storage Time	$(I_C = 1.0\text{ A(pk)}$ , $V_{clamp} = 500\text{ Vdc}$ , $I_{B1} = 0.33\text{ A}$ , $V_{BE(off)} = 5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$t_{sv}$	—	1.3	4.0 $\mu\text{s}$
Crossover Time		$t_c$	—	0.6	2.0 $\mu\text{s}$
Storage Time		$t_{sv}$	—	0.9	— $\mu\text{s}$
Crossover Time		$t_c$	—	0.5	— $\mu\text{s}$
Fall Time		$t_{fi}$	—	0.3	— $\mu\text{s}$

(1) Pulse Test: PW = 300  $\mu$ s, Duty Cycle  $\leq$  2%.

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION





FIGURE 6 – CAPACITANCE



## SWITCHING TIMES NOTE

FIGURE 7 - INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 - PEAK REVERSE BASE CURRENT



## RESISTIVE SWITCHING PERFORMANCE

FIGURE 9 - TURN - ON SWITCHING TIMES





FIGURE 10 - TURN - OFF SWITCHING TIMES



In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{SV}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{CE}$  (pk)

$t_{RV}$  = Voltage Rise Time, 10–90%  $V_{CE}$  (pk)

$t_{FI}$  = Current Fall Time, 90–10%  $I_C$

$t_{TI}$  = Current Tail, 10–2%  $I_C$

$t_C$  = Crossover Time, 10%  $V_{CE}$  (pk) to 10%  $I_C$

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C t_C f$$

In general,  $t_{RV} + t_{FI} \approx t_C$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_C$  and  $t_{SV}$ ) which are guaranteed at 100°C.

TABLE 1 — TEST CONDITIONS FOR DYNAMIC PERFORMANCE







	V <sub>CEO(sus)</sub>	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>PW Varied to Attain I<sub>C</sub> = 100 mA</p>	 <p>All Diodes — 1N4934 All NPN — MJE200 All PNP — MJE210</p> <p>Adjust R1 to obtain I<sub>B1</sub> For switching and R<sub>BSOA</sub>, R2 = 0 For BV<sub>CEO(sus)</sub>, R2 = ∞</p> <p>V<sub>BE(off)</sub> = -5.0 V</p>	 <p>TURN ON TIME I<sub>B1</sub> adjusted to obtain the forced h<sub>FE</sub> desired</p> <p>TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit.</p>
CIRCUIT VALUES	<p>L<sub>coil</sub> = 80 mH V<sub>CC</sub> = 10 V R<sub>coil</sub> = 0.7 Ω</p>	<p>L<sub>coil</sub> = 180 μH R<sub>coil</sub> = 0.05 Ω V<sub>CC</sub> = 20 V</p> <p>V<sub>clamp</sub> = 500 V</p>	<p>V<sub>CC</sub> = 500 V R<sub>L</sub> = 500 Ω Pulse Width = 50 μs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> 	<p>OUTPUT WAVEFORMS</p>  <p>t<sub>1</sub> Adjusted to Obtain I<sub>C</sub></p> <p>t<sub>1</sub> = <math>\frac{L_{coil}(I_{Cpk})}{V_{CC}}</math></p> <p>t<sub>2</sub> = <math>\frac{L_{coil}(I_{Cpk})}{V_{clamp}}</math></p> <p>Test Equipment Scope — Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

FIGURE 11 — THERMAL RESPONSE







FIGURE 12 – MAXIMUM FORWARD BIAS  
SAFE OPERATING AREAFIGURE 13 – RBSOA, REVERSE BIAS SWITCHING  
SAFE OPERATING AREA

FIGURE 14 – POWER DERATING



## SAFE OPERATING AREA INFORMATION

## FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(\text{pk})$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_J(\text{pk})$  may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the complete RBSOA characteristics.



# MOTOROLA

# MJ8502 MJ8503

# 1.3

## Designers Data Sheet

### SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

The MJ8502 and MJ8503 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

#### Fast Turn-Off Times

- 150 ns Inductive Fall Time—25°C (Typ)
- 400 ns Inductive Crossover Time—25°C (Typ)
- 1200 ns Inductive Storage Time—25°C (Typ)

Operating Temperature Range —65 to +200°C

100°C Performance Specified for:

- Reverse-Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents

### MAXIMUM RATINGS

Rating	Symbol	MJ8502	MJ8503	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	700	800	Vdc
Collector-Emitter Voltage	$V_{CEV}$	1200	1400	Vdc
Emitter Base Voltage	$V_{EB}$	8.0	8.0	Vdc
Collector Current — Continuous	$I_C$	5.0	5.0	Adc
Peak (1)	$I_{CM}$	10	10	
Base Current — Continuous	$I_B$	4.0	4.0	Adc
Peak (1)	$I_{BM}$	8.0	8.0	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	150	150	Watts
@ $T_C = 100^\circ\text{C}$		86	86	
Derate above 25°C		0.85	0.85	W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		°C

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.16	°C/W
Maximum Lead Temperature for Soldering	$T_L$	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.


5.0 AMPERE

### NPN SILICON POWER TRANSISTORS

700 and 800 VOLTS  
150 WATTS

#### Designer's Data for "Worst Case" Conditions

The Designers' Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



NOTES:  
1. DIMENSIONS Q AND V ARE DATUMS.  
2. (T) IS SEATING PLANE AND DATUM.  
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE D.

FOR LEADS:  
① 13 (0.0005) ② T ③ V ④ Q ⑤

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

STYLE 1  
PIN 1 BASE  
2 EMITTER  
CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	—	3.43	—	0.135
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	26.67		1.050	
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05 TO-3



ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	MJ8502 MJ8503	$V_{CEO(sus)}$	700 800	— —	Vdc
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )		$I_{CEV}$	— —	0.25 5.0	mAdc
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEV}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )		$I_{CER}$	—	5.0	mAdc
Emitter Cutoff Current ( $V_{EB} = 7.0\text{ Vdc}$ , $I_C = 0$ )		$I_{EBO}$	—	1.0	mAdc

## SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	$I_{S/b}$	See Figure 12
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13

## ON CHARACTERISTICS (1)

DC Current Gain ( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	7.5	—	—	—
Collector-Emitter Saturation Voltage ( $I_C = 2.5\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ ) ( $I_C = 2.5\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	2.0 5.0 3.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 2.5\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 2.5\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc

## DYNAMIC CHARACTERISTICS

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	60	—	300	pF
--	----------	----	---	-----	----

## SWITCHING CHARACTERISTICS

Resistive Load (Table 1)						
Delay Time	$V_{CC} = 500 \text{ Vdc}$ , $I_C = 2.5 \text{ A}$ , $I_{B1} = 1.0 \text{ A}$ , $V_{BE(off)} = 5.0 \text{ Vdc}$ , $t_p = 50 \mu\text{s}$ , Duty Cycle $\leq 2.0\%$	$t_d$	—	0.040	0.20	$\mu\text{s}$
Rise Time		$t_r$	—	0.125	2.0	$\mu\text{s}$
Storage Time		$t_s$	—	1.2	4.0	$\mu\text{s}$
Fall Time		$t_f$	—	0.65	2.0	$\mu\text{s}$
Inductive Load, Clamped (Table 1)						
Storage Time	$(I_C = 2.5 \text{ A(pk)}$ , $V_{clamp} = 500 \text{ Vdc}$ , $I_{B1} = 1.0 \text{ A}$ , $V_{BE(off)} = 5 \text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$t_{sv}$	—	1.6	5.0	$\mu\text{s}$
Crossover Time		$t_c$	—	0.60	2.0	$\mu\text{s}$
Storage Time	$(I_C = 2.5 \text{ A(pk)}$ , $V_{clamp} = 500 \text{ Vdc}$ , $I_{B1} = 1.0 \text{ A}$ , $V_{BE(off)} = 5 \text{ Vdc}$ , $T_C = 25^\circ\text{C}$ )	$t_{sv}$	—	1.2	—	$\mu\text{s}$
Crossover Time		$t_c$	—	0.4	—	$\mu\text{s}$
Fall Time		$t_{fi}$	—	0.15	—	$\mu\text{s}$

(1) Pulse Test: PW = 300  $\mu$ s, Duty Cycle  $\leq$  2%.

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION REGION




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION




FIGURE 6 – CAPACITANCE




FIGURE 7 - INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 - PEAK REVERSE BASE CURRENT



## RESISTIVE SWITCHING PERFORMANCE

FIGURE 9 - TURN-ON SWITCHING TIMES





FIGURE 10 - TURN-OFF SWITCHING TIMES



In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{sv}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{CE(pk)}$

$t_{rv}$  = Voltage Rise Time, 10–90%  $V_{CE(pk)}$

$t_{fi}$  = Current Fall Time, 90–10%  $I_C$

$t_{ti}$  = Current Tail, 10–2%  $I_C$

$t_c$  = Crossover Time, 10%  $V_{CE(pk)}$  to 10%  $I_C$

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general,  $t_{rv} + t_{fi} \approx t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{sv}$ ) which are guaranteed at 100°C.

TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE







	V <sub>CEO(sus)</sub>	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>+10 V 0 20 PW Varied to Attain I<sub>C</sub> = 100 mA</p>	 <p>All Diodes - 1N4934 All NPN - MJE200 All PNP - MJE210 Adjust R1 to obtain I<sub>B1</sub> For switching and RBSOA, R2 = 0 For V<sub>CEO(sus)</sub>, R2 = ∞</p>	 <p>TURN ON TIME I<sub>B1</sub> adjusted to obtain the forced h<sub>FE</sub> desired TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit.</p>
CIRCUIT VALUES	L <sub>coil</sub> = 80 mH V <sub>CC</sub> = 10 V R <sub>coil</sub> = 0.7 Ω	L <sub>coil</sub> = 180 μH R <sub>coil</sub> = 0.05 Ω V <sub>CC</sub> = 20 V V <sub>clamp</sub> = 500 V	V <sub>CC</sub> = 500 V R <sub>L</sub> = 200 Ω Pulse Width = 50 μs
TEST CIRCUITS	 <p>INDUCTIVE TEST CIRCUIT</p>	 <p>OUTPUT WAVEFORMS</p> <p>t<sub>1</sub> Adjusted to Obtain I<sub>C</sub></p> <p>t<sub>1</sub> ≈ <math>\frac{L_{coil}(I_{Cpk})}{V_{CC}}</math> t<sub>2</sub> ≈ <math>\frac{L_{coil}(I_{Cpk})}{V_{clamp}}</math></p> <p>Test Equipment Scope - Tektronix 475 or Equivalent</p>	 <p>RESISTIVE TEST CIRCUIT</p>

FIGURE 11 - THERMAL RESPONSE




FIGURE 12 – MAXIMUM FORWARD BIAS SAFE OPERATING




FIGURE 13 – RBSOA, REVERSE BIAS SWITCHING  
SAFE OPERATING AREA

FIGURE 14 – POWER DERATING



## SAFE OPERATING AREA INFORMATION

## FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on  $T_C = 25^\circ\text{C}$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_{J(pk)}$  may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the complete RBSOA characteristics.



# MOTOROLA

# MJ8504 MJ8505

# 1.3

## Designers Data Sheet

### SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

The MJ8504 and MJ8505 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

#### Fast Turn-Off Times

75 ns Inductive Fall Time  $-25^{\circ}\text{C}$  (typ)

150 ns Inductive Crossover Time  $-25^{\circ}\text{C}$  (typ)

1.25  $\mu\text{s}$  Inductive Storage Time  $-25^{\circ}\text{C}$  (typ)

Operating Temperature Range  $-65$  to  $+200^{\circ}\text{C}$

100 $^{\circ}\text{C}$  Performance Specified for:

Reverse-Biased SOA with Inductive Loads

Switching Times with Inductive Loads

Saturation Voltages

Leakage Currents

#### MAXIMUM RATINGS

Rating	Symbol	MJ8504	MJ8505	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	700	800	Vdc
Collector-Emitter Voltage	$V_{CEV}$	1200	1400	Vdc
Emitter Base Voltage	$V_{EB}$	8.0	8.0	Vdc
Collector Current — Continuous	$I_C$	10	10	Adc
	Peak (1)	$I_{CM}$	15	15
Base Current — Continuous	$I_B$	8	8	Adc
	Peak (1)	$I_{BM}$	12	12
Total Power Dissipation @ $T_C = 25^{\circ}\text{C}$ @ $T_C = 100^{\circ}\text{C}$	$P_D$	175	175	Watts
		100	100	
		1.0	1.0	W/ $^{\circ}\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	$-65$ to $+200$		$^{\circ}\text{C}$

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^{\circ}\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	$^{\circ}\text{C}$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle  $\leq 10\%$ .


10 AMPERE

### NPN SILICON POWER TRANSISTORS

700 and 800 VOLTS  
175 WATTS

#### Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



- NOTES
1. DIMENSIONS Q AND V ARE DATUMS
  2.  $\square$  IS SEATING PLANE AND DATUM
  3. POSITIONAL TOLERANCE FOR MOUNTING HOLE D.

FOR LEADS:

$\phi .13 (0.005) \square T \square V \square Q$

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MIN	MAX	MIN	MAX
A	39.37	1.550		
B	21.08	0.830		
C	6.35	0.250	0.305	
D	0.57	0.030	0.043	
E	2.42	0.155		
F	30.15	1.187	0.850	
G	10.92	0.430	0.850	
H	5.46	0.215	0.850	
J	15.88	0.625	0.850	
K	11.18	0.440	0.850	
L	3.81	0.150	0.185	
M	25.4	1.000		
N	4.83	0.190	0.210	
O	3.81	0.150	0.185	

CASE 1-05 TO-3

STYLE 1  
PIN 1. BASE  
2. EMITTER  
CASE COLLECTOR



ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	MJ8504 MJ8505	$V_{CE0(sus)}$	700 800	— —	Vdc
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )		$I_{CEV}$	— —	— 0.25 5.0	mA <sub>dc</sub>
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEV}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )		$I_{CER}$	—	5.0	mA <sub>dc</sub>
Emitter Cutoff Current ( $V_{EB} = 7.0\text{ Vdc}$ , $I_C = 0$ )		$I_{EBO}$	—	1.0	mA <sub>dc</sub>

## SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	$I_{S/b}$	See Figure 12
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13

## ON CHARACTERISTICS (1)

DC Current Gain ( $I_C = 1.5\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	7.5	—	—	—
Collector-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 4.0\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	2.0 5.0 3.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc

## DYNAMIC CHARACTERISTICS

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{\text{test}} = 1.0\text{ kHz}$ )	$C_{ob}$	90	—	450	pF
---	----------	----	---	-----	----

## SWITCHING CHARACTERISTICS

Resistive Load (Table 1)					
Delay Time	$V_{CC} = 500 \text{ Vdc}$ , $I_C = 5.0 \text{ A}$ , $I_{B1} = 2.0 \text{ A}$ , $V_{BE(off)} = 5.0 \text{ Vdc}$ , $t_p = 50 \mu\text{s}$ , Duty Cycle $\leq 2.0\%$	$t_d$	—	0.050	0.20 $\mu\text{s}$
Rise Time		$t_r$	—	0.175	2.0 $\mu\text{s}$
Storage Time		$t_s$	—	1.25	4.0 $\mu\text{s}$
Fall Time		$t_f$	—	0.60	2.0 $\mu\text{s}$
Inductive Load, Clamped (Table 1)					
Storage Time	$I_C = 5.0 \text{ A(pk)}$ , $V_{clamp} = 500 \text{ Vdc}$ , $I_{B1} = 2.0 \text{ A}$ , $V_{BE(off)} = 5 \text{ Vdc}$ , $T_C = 100^\circ\text{C}$	$t_{sv}$	—	1.75	5.5 $\mu\text{s}$
Crossover Time		$t_c$	—	0.400	2.0 $\mu\text{s}$
Storage Time		$t_{sv}$	—	1.25	— $\mu\text{s}$
Crossover Time		$t_c$	—	0.150	— $\mu\text{s}$
Fall Time	$I_C = 5.0 \text{ A(pk)}$ , $V_{clamp} = 500 \text{ Vdc}$ , $I_{B1} = 2.0 \text{ A}$ , $V_{BE(off)} = 5 \text{ Vdc}$ , $T_C = 25^\circ\text{C}$	$t_{fi}$	—	0.075	— $\mu\text{s}$

(1) Pulse Test: PW = 300  $\mu$ s, Duty Cycle  $\leq$  2%.

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION REGION




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION




FIGURE 6 – CAPACITANCE




FIGURE 7 - INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 - PEAK REVERSE BASE CURRENT



## RESISTIVE SWITCHING PERFORMANCE

FIGURE 9 - TURN-ON SWITCHING TIMES





FIGURE 10 - TURN-OFF SWITCHING TIMES



In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{sv}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{CE(pk)}$

$t_{rv}$  = Voltage Rise Time, 10–90%  $V_{CE(pk)}$

$t_{fi}$  = Current Fall Time, 90–10%  $I_C$

$t_{ti}$  = Current Tail, 10–2%  $I_C$

$t_c$  = Crossover Time, 10%  $V_{CE(pk)}$  to 10%  $I_C$

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A:

$$P_{SWT} = \frac{1}{2} V_{CC} I_C (t_c) f$$

In general,  $t_{rv} + t_{fi} \approx t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{sv}$ ) which are guaranteed at 100°C.

TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE







	V <sub>CEO(sus)</sub>	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>PW Varied to Attain <math>I_C = 100 \text{ mA}</math></p>	 <p>All Diodes – 1N4934 All NPN – MJE200 All PNP – MJE210 Adjust R1 to obtain <math>I_{B1}</math> For switching and RBSOA, <math>R2 = 0</math> For <math>BV_{CEO(sus)}</math>, <math>R2 = \infty</math></p>	 <p>TURN ON TIME TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit.</p>
CURVE VALUES	$L_{coil} = 80 \text{ mH}$ $V_{CC} = 10 \text{ V}$ $R_{coil} = 0.7 \Omega$	$L_{coil} = 180 \mu\text{H}$ $R_{coil} = 0.05 \Omega$ $V_{CC} = 20 \text{ V}$ $V_{clamp} = 500 \text{ V}$	$V_{CC} = 500 \text{ V}$ $R_L = 100 \Omega$ Pulse Width = $50 \mu\text{s}$
TEST CIRCUITS	 <p>INDUCTIVE TEST CIRCUIT</p>	 <p>OUTPUT WAVEFORMS</p> <p><math>t_1</math> Adjusted to Obtain <math>I_C</math></p> <p><math>t_1 \approx \frac{L_{coil}(I_{Cpk})}{V_{CC}}</math></p> <p><math>t_2 \approx \frac{L_{coil}(I_{Cpk})}{V_{clamp}}</math></p> <p>Test Equipment Scope – Tektronix 475 or Equivalent</p>	 <p>RESISTIVE TEST CIRCUIT</p>

FIGURE 11 – THERMAL RESPONSE




FIGURE 12 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 13 – RBSOA, REVERSE BIAS SWITCHING SAFE OPERATING AREA





FIGURE 14 – POWER DERATING



## SAFE OPERATING AREA INFORMATION

## FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(\text{pk})$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_J(\text{pk})$  may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the complete RBSOA characteristics.



# MOTOROLA

# MJ10000 MJ10001

# 1.3


## Designer's Data Sheet

### SWITCHMODE SERIES NPN SILICON POWER DARLINGTON TRANSISTORS

The MJ10000 and MJ10001 darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

100°C Performance Specified for:  
Reversed Biased SOA with Inductive Loads  
Switching Times With Inductive Loads ~  
210 ns Inductive Fall Time (Typ)  
Saturation Voltages  
Leakage Currents



20 AMPERE

NPN SILICON

### POWER DARLINGTON TRANSISTORS

350 and 400 VOLTS  
175 WATTS

#### Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.




#### MAXIMUM RATINGS

Rating	Symbol	MJ10000	MJ10001	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	350	400	Vdc
Collector-Emitter Voltage	$V_{CEX(sus)}$	400	450	Vdc
Collector-Emitter Voltage	$V_{CEV}$	450	500	Vdc
Emitter Base Voltage	$V_{EB}$	8		Vdc
Collector Current — Continuous	$I_C$	20		Adc
— Peak (1)	$I_{CM}$	30		
Base Current — Continuous	$I_B$	2.5		Adc
— Peak (1)	$I_{BM}$	5		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	175		Watts
Derate above $25^\circ\text{C}$		100		
		1		W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ\text{C}$

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	$^\circ\text{C}$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle  $\leq 10\%$ .



STYLE 1  
PIN 1: BASE  
2: EMITTER  
CASE: COLLECTOR

DIM	MIN	MAX	MIN	MAX
A	—	39.37	—	1.560
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.57	1.58	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.197 BSC	
G	10.82 BSC		0.430 BSC	
H	5.48 BSC		0.215 BSC	
I	10.89 BSC		0.430 BSC	
J	11.18	12.19	0.440	0.480
K	3.81	4.15	0.150	0.165
L	—	26.67	—	1.050
M	4.83	5.73	0.190	0.210
N	3.81	4.15	0.150	0.165

CASE 1-05  
TO-204AA



**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS (2)</b>					
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 250\text{ mA}$ , $I_B = 0$ , $V_{\text{clamp}} = \text{Rated } V_{\text{CEO}}$ ) MJ10000 MJ10001	$V_{\text{CEO}}(\text{sus})$	350 400	—	—	Vdc
Collector-Emitter Sustaining Voltage (Table 1, Figure 12) $I_C = 2\text{ A}$ , $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$ , $T_C = 100^\circ\text{C}$ MJ10000 MJ10001 $I_C = 10\text{ A}$ , $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$ , $T_C = 100^\circ\text{C}$ MJ10000 MJ10001	$V_{\text{CEX}}(\text{sus})$	400 450 275 325	— — — —	— — — —	Vdc
Collector Cutoff Current ( $V_{\text{CEV}} = \text{Rated Value}$ , $V_{\text{BE}}(\text{off}) = 1.5\text{ Vdc}$ ) ( $V_{\text{CEV}} = \text{Rated Value}$ , $V_{\text{BE}}(\text{off}) = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{\text{CEV}}$	— —	— —	0.25 5	mAdc
Collector Cutoff Current ( $V_{\text{CE}} = \text{Rated } V_{\text{CEV}}$ , $R_{\text{FE}} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{\text{CER}}$	—	—	5	mAdc
Emitter Cutoff Current ( $V_{\text{EB}} = 8\text{ Vdc}$ , $I_C = 0$ )	$I_{\text{EBO}}$	—	—	150	mAdc

**SECOND BREAKDOWN**

Second Breakdown Collector Current with base forward biased	$I_{\text{S/b}}$	See Figure 11			Adc
---	------------------	---------------	--	--	-----

**ON CHARACTERISTICS (2)**

DC Current Gain ( $I_C = 5\text{ Adc}$ , $V_{\text{CE}} = 5\text{ Vdc}$ ) ( $I_C = 10\text{ Adc}$ , $V_{\text{CE}} = 5\text{ Vdc}$ )	$h_{\text{FE}}$	50 40	— —	600 400	—
Collector-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 400\text{ mAdc}$ ) ( $I_C = 20\text{ Adc}$ , $I_B = 1\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 400\text{ mAdc}$ , $T_C = 100^\circ\text{C}$ )	$V_{\text{CE}}(\text{sat})$	— — —	— — —	1.9 3 2	Vdc
Base-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 400\text{ mAdc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 400\text{ mAdc}$ , $T_C = 100^\circ\text{C}$ )	$V_{\text{BE}}(\text{sat})$	— —	— —	2.5 2.5	Vdc
Diode Forward Voltage (1) ( $I_F = 10\text{ Adc}$ )	$V_f$	—	3	5	Vdc

**DYNAMIC CHARACTERISTICS**

Small-Signal Current Gain ( $I_C = 10\text{ Adc}$ , $V_{\text{CE}} = 10\text{ Vdc}$ , $f_{\text{test}} = 1\text{ MHz}$ )	$ h_{\text{fe}} $	10	—	—	—
Output Capacitance ( $V_{\text{CB}} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{\text{test}} = 100\text{ kHz}$ )	$C_{\text{ob}}$	100	—	325	pF

**SWITCHING CHARACTERISTICS**

<b>Resistive Load (Table 1)</b>					
Delay Time ( $V_{\text{CC}} = 250\text{ Vdc}$ , $I_C = 10\text{ A}$ , $I_{\text{B1}} = 400\text{ mA}$ , $V_{\text{BE}}(\text{off}) = 5\text{ Vdc}$ , $t_p = 50\ \mu\text{s}$ , Duty Cycle $\leq 2\%$ ).	$t_d$	—	0.12	0.2	$\mu\text{s}$
Rise Time	$t_r$	—	0.20	0.6	$\mu\text{s}$
Storage Time	$t_s$	—	1.5	3.5	$\mu\text{s}$
Fall Time	$t_f$	—	1.1	2.4	$\mu\text{s}$
<b>Inductive Load, Clamped (Table 1)</b>					
Storage Time ( $I_C = 10\text{ A(pk)}$ , $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$ , $I_{\text{B1}} = 400\text{ mA}$ , $V_{\text{BE}}(\text{off}) = 5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$t_{\text{sv}}$	—	3.5	5.5	$\mu\text{s}$
Crossover Time ( $I_C = 10\text{ A(pk)}$ , $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$ , $I_{\text{B1}} = 400\text{ mA}$ , $V_{\text{BE}}(\text{off}) = 5\text{ Vdc}$ , $T_C = 25^\circ\text{C}$ )	$t_c$	—	1.5	3.7	$\mu\text{s}$
Storage Time	$t_{\text{sv}}$	—	1.0	—	$\mu\text{s}$
Crossover Time	$t_c$	—	0.7	—	$\mu\text{s}$

(1) The internal Collector-to-Emitter diode can eliminate the need for an external diode to clamp inductive loads. Tests have shown that the Forward Recovery Voltage ( $V_f$ ) of this diode is comparable to that of typical fast recovery rectifiers.

(2) Pulse Test: Pulse Width =  $300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

DC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGES




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — OUTPUT CAPACITANCE





SWITCHING TIMES NOTE (continued)

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general,  $t_{rV} + t_{fi} \approx t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{sv}$ ) which are guaranteed at 100°C.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 8 – TURN-ON TIME




FIGURE 9 – TURN-OFF TIME





FIGURE 10 – THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 11 and 12 are specified ratings for these devices under the test conditions shown.

FIGURE 11 — FORWARD BIAS SAFE OPERATING AREA





FIGURE 12 — REVERSE BIAS SWITCHING SAFE OPERATING AREA



## SAFE OPERATING AREA INFORMATION

## FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 11 is based on  $T_C = 25^\circ\text{C}$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

$T_{J(pk)}$  may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as  $V_{CEX(sus)}$  at a given collector current and represents a voltage-current condition that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives the complete reverse bias safe operating area characteristics.

FIGURE 13 — POWER DERATING





# MOTOROLA

# MJ10002 MJ10003

# 1.3

## Designers Data Sheet

### SWITCHMODE SERIES NPN SILICON POWER DARLINGTON TRANSISTORS

The MJ10002 and MJ10003 darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

100°C Performance Specified for:


Reversed Biased SOA with Inductive Loads

Switching Times with Inductive Loads -

140 ns Inductive Fall Time (Typ)

Saturation Voltages

Leakage Currents



10 AMPERE  
NPN SILICON  
POWER DARLINGTON  
TRANSISTORS  
350 and 400 VOLTS  
150 WATTS

### Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data - representing device characteristics boundaries - are given to facilitate "worst case" design.


### MAXIMUM RATINGS

Rating	Symbol	MJ10002	MJ10003	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	350	400	Vdc
Collector-Emitter Voltage	$V_{CEX(sus)}$	400	450	Vdc
Collector-Emitter Voltage	$V_{CEV}$	450	500	Vdc
Emitter Base Voltage	$V_{EB}$	8.0		Vdc
Collector Current - Continuous	$I_C$	10		Adc
Collector Current - Peak (1)	$I_{CM}$	20		Adc
Base Current - Continuous	$I_B$	2.5		Adc
Base Current - Peak (1)	$I_{BM}$	5.0		Adc
Total Power Dissipation @ $T_C = 25^\circ C$	$P_D$	150		Watts
Derate above $25^\circ C$		100		
@ $T_C = 100^\circ C$		0.86		W/ $^\circ C$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ C$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.17	$^\circ C/W$
Maximum Lead Temperature for Soldering	$T_L$	275	$^\circ C$
Purposes: 1/8" from Case for 5 Seconds			

(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle  $\leq 10\%$ .



- NOTES:  
1. DIMENSIONS Q AND V ARE DATUMS.  
2.  $\square$  IS SEATING PLANE AND DATUM.  
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q.

$\phi .813 (0.009) \text{ T } V \text{ G}$

FOR LEADS:

$\phi .813 (0.009) \text{ T } V \text{ G } \text{ G}$

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MIN	MAX	MIN	MAX
A	19.37	1.550		
B	21.08	0.830		
C	6.35	0.250		
D	0.97	0.039	0.863	
E	1.49	0.055	0.070	
F	30.15	1.187	0.855	
G	10.92	0.430	0.855	
H	5.46	0.215	0.855	
J	15.88	0.605	0.855	
K	11.18	0.440	0.855	
L	3.81	0.150	0.165	
M	26.67	1.050		
N	4.83	0.190	0.210	
V	3.81	0.150	0.165	

CASE 1-05  
TO-204AA



**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS (2)</b>					
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 250\text{ mA}$ , $I_B = 0$ , $V_{\text{clamp}} = \text{Rated } V_{\text{CEO}}$ )	$V_{\text{CEO}}(\text{sus})$	350 400	— —	— —	Vdc
Collector-Emitter Sustaining Voltage (Table 1, Figure 12) ( $I_C = 1.0\text{ A}$ , $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$ , $T_C = 100^\circ\text{C}$ )	$V_{\text{CEX}}(\text{sus})$	400 450 275 325	— — — —	— — — —	Vdc
Collector Cutoff Current ( $V_{\text{CEV}} = \text{Rated Value}$ , $V_{\text{BE}}(\text{off}) = 1.5\text{ Vdc}$ ) ( $V_{\text{CEV}} = \text{Rated Value}$ , $V_{\text{BE}}(\text{off}) = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{\text{CEV}}$	— —	—	0.25 5.0	mAdc
Collector Cutoff Current ( $V_{\text{CE}} = \text{Rated } V_{\text{CEV}}$ , $R_{\text{BE}} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{\text{CER}}$	—	—	5.0	mAdc
Emitter Cutoff Current ( $V_{\text{EB}} = 8.0\text{ Vdc}$ , $I_C = 0$ )	$I_{\text{EBO}}$	—	—	175	mAdc

**SECOND BREAKDOWN**

Second Breakdown Collector Current with base forward biased	$I_{\text{S/b}}$	See Figure 11			Adc
---	------------------	---------------	--	--	-----

**ON CHARACTERISTICS (2)**

DC Current Gain ( $I_C = 2.5\text{ Adc}$ , $V_{\text{CE}} = 5.0\text{ Vdc}$ ) ( $I_C = 5.0\text{ Adc}$ , $V_{\text{CE}} = 5.0\text{ Vdc}$ )	$h_{\text{FE}}$	40 30	— —	500 300	—
Collector-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 250\text{ mAdc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 250\text{ mAdc}$ , $T_C = 100^\circ\text{C}$ )	$V_{\text{CE}}(\text{sat})$	— — —	— — —	1.9 2.9 2.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 250\text{ mAdc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 250\text{ mAdc}$ , $T_C = 100^\circ\text{C}$ )	$V_{\text{BE}}(\text{sat})$	— —	— —	2.5 2.5	Vdc
Diode Forward Voltage (1) ( $I_F = 5.0\text{ Adc}$ )	$V_f$	—	3.0	5.0	Vdc

**DYNAMIC CHARACTERISTICS**

Small-Signal Current Gain ( $I_C = 1.0\text{ Adc}$ , $V_{\text{CE}} = 10\text{ Vdc}$ , $f_{\text{test}} = 1.0\text{ MHz}$ )	$ h_{\text{fe}} $	10	—	—	—
Output Capacitance ( $V_{\text{CB}} = 50\text{ Vdc}$ , $I_E = 0$ , $f_{\text{test}} = 100\text{ kHz}$ )	$C_{\text{ob}}$	60	—	275	pF

**SWITCHING CHARACTERISTICS**

Resistive Load (Table 1)					
Delay Time	(V <sub>CC</sub> = 250 Vdc, I <sub>C</sub> = 5.0 A, I <sub>B1</sub> = 250 mA, V <sub>BE(off)</sub> = 5.0 Vdc, t <sub>p</sub> = 50 μs, Duty Cycle ≤ 2.0%).	t <sub>d</sub>	—	0.05	0.2 μs
Rise Time		t <sub>r</sub>	—	0.25	0.6 μs
Storage Time		t <sub>s</sub>	—	1.2	3.0 μs
Fall Time		t <sub>f</sub>	—	0.6	1.5 μs
Inductive Load, Clamped (Table 1)					
Storage Time	(I <sub>C</sub> = 5.0 A(pk), V <sub>clamp</sub> = Rated V <sub>CEX</sub> , I <sub>B1</sub> = 250 mA, V <sub>BE(off)</sub> = 5.0 Vdc, T <sub>C</sub> = 100°C)	t <sub>sv</sub>	—	2.1	5.0 μs
Crossover Time		t <sub>c</sub>	—	1.3	3.3 μs
Storage Time	(I <sub>C</sub> = 5.0 A(pk), V <sub>clamp</sub> = Rated V <sub>CEX</sub> , I <sub>B1</sub> = 250 mA, V <sub>BE(off)</sub> = 5.0 Vdc, T <sub>C</sub> = 25°C)	t <sub>sv</sub>	—	0.92	— μs
Crossover Time		t <sub>c</sub>	—	0.5	— μs

- The internal Collector-to-Emitter diode can eliminate the need for an external diode to clamp inductive loads. Tests have shown that the Forward Recovery Voltage ( $V_f$ ) of this diode is comparable to that of typical fast recovery rectifiers.
- Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

DC CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUT-OFF REGION




FIGURE 6 – OUTPUT CAPACITANCE





TABLE 1 — TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	$V_{CE0(sus)}$	$V_{CEX(sus)}$ AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	<p>PW Varied to Attain <math>I_C = 250 \text{ mA}</math></p>	<p>Pulse Width = 50 <math>\mu\text{s}</math></p> <p>Duty Cycle <math>\leq 3\%</math></p>	<p>Adjust <math>R_1</math> to obtain a forced <math>h_{FE} = 20</math></p> <p>0.5 V</p> <p>10 pF</p> <p>Q1 2N2907 Q2 2N2222 Q3 2N3762 Q4 MJE210 Q5 MJE200 D1 1N914 D2 1N914 D3 1N914</p>
CIRCUIT VALUES	$L_{coil} = 10 \text{ mH}$ $V_{CC} = 10 \text{ V}$ $R_{coil} = 0.7 \Omega$ $V_{clamp} = V_{CE0(sus)}$	$L_{coil} = 180 \mu\text{H}$ $R_{coil} = 0.05 \Omega$ $V_{CC} = 20 \text{ V}$ $V_{clamp} = \text{Rated } V_{CEX} \text{ Value}$	$V_{CC} = 250 \text{ V}$ $R_L = 50 \Omega$ Pulse Width = 50 $\mu\text{s}$
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> <p>See Above For Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p> <p><math>t_1</math> Clamped <math>t_1</math> Unclamped <math>\approx t_2</math></p> <p><math>t_1 = \frac{L_{coil} (I_{Cpk})}{V_{CC}}</math> <math>t_2 = \frac{L_{coil} (I_{Cpk})}{V_{clamp}}</math></p> <p>Test Equipment Scope Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p>

FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS



## SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- $t_{sv}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{clamp}$
- $t_{rv}$  = Voltage Rise Time, 10–90%  $V_{clamp}$
- $t_{fi}$  = Current Fall Time, 90–10%  $I_C$
- $t_{ti}$  = Current Tail, 10–2%  $I_C$
- $t_c$  = Crossover Time, 10%  $V_{clamp}$  to 10%  $I_C$

An enlarged portion of the turn-off waveforms is shown in Figure 7 to aid in the visual identity of these terms.

SWITCHING TIME NOTES (continued)

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general,  $t_{rv} + t_{fi} \approx t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{sv}$ ) which are guaranteed at 100°C.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 8 – TURN-ON TIME




FIGURE 9 – TURN-OFF TIME







FIGURE 10 – THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 11 and 12 are specified ratings for these devices under the test conditions shown.



## SAFE OPERATING AREA INFORMATION

### FORWARD BIAS

There are two limitations on the power handling ability of a transistor: junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 11 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

$T_J(pk)$  may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

### REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as  $V_{CEX(sus)}$  at a given collector current and represents a voltage-current condition that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives the complete reverse bias safe operating area characteristics.

**FIGURE 13 – POWER DERATING**





# MOTOROLA

# MJ10004

# MJ10005

# 1.3

## Designers Data Sheet

### SWITCHMODE SERIES NPN SILICON POWER DARLINGTON TRANSISTORS WITH BASE-EMITTER SPEEDUP DIODE

The MJ10004 and MJ10005 darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits
- Fast Turn-Off Times

40 ns Inductive Fall Time - 25°C (Typ)  
650 ns Inductive Storage Time - 25°C (Typ)

Operating Temperature Range -65 to +200°C


100°C Performance Specified for:

Reversed Biased SOA with Inductive Loads

Switching Times with Inductive Loads

Saturation Voltages

Leakage Currents



### 20 AMPERE NPN SILICON POWER DARLINGTON TRANSISTORS

350 and 400 VOLTS  
175 WATTS

#### Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.


#### MAXIMUM RATINGS

Rating	Symbol	MJ10004	MJ10005	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	350	400	Vdc
Collector-Emitter Voltage	$V_{CEX(sus)}$	400	450	Vdc
Collector-Emitter Voltage	$V_{CEV}$	450	500	Vdc
Emitter Base Voltage	$V_{EB}$	8.0		Vdc
Collector Current – Continuous	$I_C$	20		Adc
	– Peak (1)	$I_{CM}$		
Base Current – Continuous	$I_B$	2.5		Adc
	– Peak (1)	$I_{BM}$		
Total Power Dissipation @ $T_C = 25^{\circ}C$ @ $T_C = 100^{\circ}C$	$P_D$	175		Watts
		100		
		1.0		
Derate above 25°C				W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	°C/W
Maximum Lead Temperature for Soldering	$T_L$	275	°C
Purposes: 1/8" from Case for 5 Seconds			

(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle ≤ 10%.



STYLE 1  
PIN 1. BASE  
PIN 2. EMITTER  
CASE. COLLECTOR

NOTES:  
1. DIMENSIONS Q AND V ARE DATUMS.  
2. [ ] IS SEATING PLANE AND DATUM.

3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q:

⌀ .13 (0.005) Ⓢ T V Ⓢ

FOR LEADS:

⌀ .13 (0.005) Ⓢ T V Ⓢ Ⓢ Ⓢ

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.27	—	1.550
B	—	21.68	—	0.830
C	0.35	7.62	0.014	0.300
D	0.57	1.08	0.023	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	19.92 BSC	—	0.784 BSC	—
H	5.48 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18 ± 0.12	0.440 ± 0.005	0.440	—
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.53	0.190	0.219
V	3.81	4.19	0.150	0.165

CASE 1-05  
TO-204AA



ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 250\text{ mA}$ , $I_B = 0$ , $V_{\text{clamp}} = \text{Rated } V_{\text{CEQ}}$ ) MJ10004 MJ10005	$V_{\text{CEQ(sus)}}$	350 400	— —	— —	Vdc
Collector-Emitter Sustaining Voltage (Table 1, Figure 12) ( $I_C = 2.0\text{ A}$ , $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$ , $T_C = 100^\circ\text{C}$ ) MJ10004 MJ10005 ( $I_C = 10\text{ A}$ , $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$ , $T_C = 100^\circ\text{C}$ ) MJ10004 MJ10005	$V_{\text{CEX(sus)}}$	400 450 275 325	— — — —	— — — —	Vdc
Collector Cutoff Current ( $V_{\text{CEV}} = \text{Rated Value}$ , $V_{\text{BE(off)}} = 1.5\text{ Vdc}$ ) ( $V_{\text{CEV}} = \text{Rated Value}$ , $V_{\text{BE(off)}} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{\text{CEV}}$	— —	— —	0.25 5.0	mAdc
Collector Cutoff Current ( $V_{\text{CE}} = \text{Rated } V_{\text{CEV}}$ , $R_{\text{BE}} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{\text{CER}}$	—	—	5.0	mAdc
Emitter Cutoff Current ( $V_{\text{EB}} = 2.0\text{ Vdc}$ , $I_C = 0$ )	$I_{\text{EBO}}$	—	—	175	mAdc

## SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	$I_{\text{S/b}}$	See Figure 11			
---	------------------	---------------	--	--	--

## ON CHARACTERISTICS (2)

DC Current Gain ( $I_C = 5.0\text{ Adc}$ , $V_{\text{CE}} = 5.0\text{ Vdc}$ ) ( $I_C = 10\text{ Adc}$ , $V_{\text{CE}} = 5.0\text{ Vdc}$ )	$h_{\text{FE}}$	50 40	— —	600 400	—
Collector-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 400\text{ mAdc}$ ) ( $I_C = 20\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 400\text{ mAdc}$ , $T_C = 100^\circ\text{C}$ )	$V_{\text{CE(sat)}}$	— — —	— — —	1.9 3.0 2.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 400\text{ mAdc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 400\text{ mAdc}$ , $T_C = 100^\circ\text{C}$ )	$V_{\text{BE(sat)}}$	— —	— —	2.5 2.5	Vdc
Diode Forward Voltage (1) ( $I_F = 10\text{ Adc}$ )	$V_f$	—	3.0	5.0	Vdc

## DYNAMIC CHARACTERISTICS

Small-Signal Current Gain ( $I_C = 1.0\text{ Adc}$ , $V_{\text{CE}} = 10\text{ Vdc}$ , $f_{\text{test}} = 1.0\text{ MHz}$ )	$ h_{\text{FE}} $	10	—	—	—
Output Capacitance ( $V_{\text{CB}} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{\text{test}} = 100\text{ kHz}$ )	$C_{\text{ob}}$	100	—	325	pF

## SWITCHING CHARACTERISTICS

Resistive Load (Table 1)					
Delay Time	(V <sub>CC</sub> = 250 Vdc, I <sub>C</sub> = 10 A, I <sub>B1</sub> = 400 mA, V <sub>BE(off)</sub> = 5.0 Vdc, t <sub>p</sub> = 50 μs, Duty Cycle < 2%).	t <sub>d</sub>	—	0.12	0.2 μs
Rise Time		t <sub>r</sub>	—	0.2	0.6 μs
Storage Time		t <sub>s</sub>	—	0.6	1.5 μs
Fall Time		t <sub>f</sub>	—	0.15	0.5 μs
Inductive Load, Clamped (Table 1)					
Storage Time	(I <sub>C</sub> = 10 A(pk), V <sub>clamp</sub> = Rated V <sub>CEX</sub> , I <sub>B1</sub> = 400 mA, V <sub>BE(off)</sub> = 5.0 Vdc, T <sub>C</sub> = 100°C)	t <sub>sv</sub>	—	1.0	2.5 μs
Crossover Time		t <sub>c</sub>	—	0.4	1.5 μs
Storage Time	(I <sub>C</sub> = 10 A(pk), V <sub>clamp</sub> = Rated V <sub>CEX</sub> , I <sub>B1</sub> = 400 mA, V <sub>BE(off)</sub> = 5.0 Vdc, T <sub>C</sub> = 25°C)	t <sub>sv</sub>	—	0.65	— μs
Crossover Time		t <sub>c</sub>	—	0.2	— μs

(1) The internal Collector-to-Emitter diode can eliminate the need for an external diode to clamp inductive loads.

Tests have shown that the Forward Recovery Voltage ( $V_f$ ) of this diode is comparable to that of typical fast recovery rectifiers.

(2) Pulse Test: PW = 300  $\mu$ s, Duty Cycle  $\leq 2\%$ .

TYPICAL CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION




FIGURE 6 – OUTPUT CAPACITANCE




TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE








	$V_{CE0(sus)}$	$V_{CEX(sus)}$ AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>PW Varied to Attain <math>I_C = 250 \text{ mA}</math></p>	 <p>Adjust R1 to obtain a forced <math>h_{FE} = 25</math></p> <p>Pulse Width adjusted to obtain specified <math>I_C</math> (Resistive Switching, Pulse Width = 50 <math>\mu\text{s}</math>)</p> <p>Duty Cycle <math>\leq 3\%</math></p>	 <p>Q1 2N2907 Q2 2N2222 Q3 2N3762 Q4 MJE210 Q5 MJE200 D1 1N914 D2 1N914 D3 1N914</p>
CIRCUIT VALUES	$L_{coil} = 10 \text{ mH}$ $V_{CC} = 10 \text{ V}$ $R_{coil} = 0.7 \Omega$ $V_{clamp} = V_{CE0(sus)}$	$L_{coil} = 180 \mu\text{H}$ $R_{coil} = 0.05 \Omega$ $V_{CC} = 20 \text{ V}$ $V_{clamp} = \text{Rated } V_{CEX} \text{ Value}$	$V_{CC} = 250 \text{ V}$ $R_L = 25 \Omega$ Pulse Width = 50 $\mu\text{s}$
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above For Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p><math>t_f</math> Adjusted to Obtain <math>I_C</math></p> <p><math>t_1 = \frac{L_{coil} (I_{Cpk})}{V_{CC}}</math></p> <p><math>t_2 = \frac{L_{coil} (I_{Cpk})}{V_{clamp}}</math></p> <p>Test Equipment Scope Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS



## SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- $t_{SV}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{clamp}$
- $t_{rv}$  = Voltage Rise Time, 10–90%  $V_{clamp}$
- $t_{fi}$  = Current Fall Time, 90–10%  $I_C$
- $t_{ti}$  = Current Tail, 10–2%  $I_C$
- $t_c$  = Crossover Time, 10%  $V_{clamp}$  to 10%  $I_C$

An enlarged portion of the turn-off waveforms is shown in Figure 7 to aid in the visual identity of these terms.

TYPICAL CHARACTERISTICS

SWITCHING TIME NOTES (continued)

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general,  $t_{rV} + t_{fI} \approx t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{sV}$ ) which are guaranteed at 100°C.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 8 – TURN-ON TIME




FIGURE 9 – TURN-OFF TIME





FIGURE 10 – THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 11 and 12 are specified ratings for these devices under the test conditions shown.

FIGURE 11 — FORWARD BIAS SAFE OPERATING AREA





FIGURE 12 — REVERSE BIAS SWITCHING SAFE OPERATING AREA



## SAFE OPERATING AREA INFORMATION

## FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 11 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(\text{pk})$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

$T_J(\text{pk})$  may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as  $V_{CEX(\text{sus})}$  at a given collector current and represents a voltage-current condition that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives the complete reverse bias safe operating area characteristics.

FIGURE 13 — POWER DERATING





# MOTOROLA

# MJ10006 MJ10007

# 1.3

## Designers Data Sheet

### SWITCHMODE SERIES NPN SILICON POWER DARLINGTON TRANSISTORS WITH BASE-EMITTER SPEEDUP DIODE

The MJ10006 and MJ10007 darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
  - Inverters
  - Solenoid and Relay Drivers
  - Motor Controls
  - Deflection Circuits
- Fast Turn-Off Times

30 ns Inductive Fall Time - 25°C (Typ)

500 ns Inductive Storage Time - 25°C (Typ)

Operating Temperature Range -65 to +200°C


100°C Performance Specified for:

Reversed Biased SOA with Inductive Loads

Switching Times with Inductive Loads

Saturation Voltages

Leakage Currents



10 AMPERE

NPN SILICON

POWER DARLINGTON  
TRANSISTORS

350 AND 400 VOLTS  
150 WATTS

### Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data - representing device characteristics boundaries - are given to facilitate "worst case" design.


### MAXIMUM RATINGS

Rating	Symbol	MJ10006	MJ10007	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	350	400	Vdc
Collector-Emitter Voltage	$V_{CEX(sus)}$	400	450	Vdc
Collector-Emitter Voltage	$V_{CEV}$	450	500	Vdc
Emitter Base Voltage	$V_{EB}$	8.0		Vdc
Collector Current - Continuous	$I_C$	10		Adc
- Peak (1)	$I_{CM}$	20		
Base Current - Continuous	$I_B$	2.5		Adc
- Peak (1)	$I_{BM}$	5.0		
Total Power Dissipation @ $T_C = 25^\circ C$	$P_D$	150		Watts
@ $T_C = 100^\circ C$		100		
Derate above 25°C		0.86		W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		°C

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.17	°C/W
Maximum Lead Temperature for Soldering	$T_L$	275	°C
Purposes: 1/8" from Case for 5 Seconds			

(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle ≤ 10%.



STYLE 1  
PIN 1. BASE  
2. EMITTER  
CASE. COLLECTOR

#### NOTES:

1. DIMENSIONS Q AND V ARE DATUMS
2. □ IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q

◆  $\pm 0.13 (0.0051) \text{ T } V \text{ Q}$

FOR LEADS

◆  $\pm 0.13 (0.0051) \text{ T } V \text{ Q } U \text{ Q}$

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.68	—	0.850
C	0.35	7.62	0.750	0.300
D	0.97	1.99	0.038	0.043
E	1.40	1.78	0.095	0.070
F	20.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	19.89 BSC	—	0.865 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05  
TO-204AA



ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 250\text{ mA}$ , $I_B = 0$ , $V_{\text{clamp}} = \text{Rated } V_{\text{CEO}}$ ) MJ10006 MJ10007	$V_{\text{CEO(sus)}}$	350 400	— —	— —	Vdc
Collector-Emitter Sustaining Voltage (Table 1, Figure 12) ( $I_C = 1\text{ A}$ , $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$ , $T_C = 100^\circ\text{C}$ ) MJ10006 MJ10007 ( $I_C = 5\text{ A}$ , $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$ , $T_C = 100^\circ\text{C}$ ) MJ10006 MJ10007	$V_{\text{CEX(sus)}}$	400 450 275 325	— — — —	— — — —	Vdc
Collector Cutoff Current ( $V_{\text{CEV}} = \text{Rated Value}$ , $V_{\text{BE(off)}} = 1.5\text{ Vdc}$ ) ( $V_{\text{CEV}} = \text{Rated Value}$ , $V_{\text{BE(off)}} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{\text{CEV}}$	— —	— —	0.25 5.0	mAdc
Collector Cutoff Current ( $V_{\text{CE}} = \text{Rated } V_{\text{CEV}}$ , $R_{\text{BE}} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{\text{CER}}$	—	—	5.0	mAdc
Emitter Cutoff Current ( $V_{\text{EB}} = 2\text{ Vdc}$ , $I_C = 0$ )	$I_{\text{EBO}}$	—	—	175	mAdc
SECOND BREAKDOWN					
Second Breakdown Collector Current with base forward biased	$I_{\text{S/b}}$	See Figure 11			
ON CHARACTERISTICS (2)					
DC Current Gain ( $I_C = 2.5\text{ Adc}$ , $V_{\text{CE}} = 5.0\text{ Vdc}$ ) ( $I_C = 5.0\text{ Adc}$ , $V_{\text{CE}} = 5.0\text{ Vdc}$ )	$h_{\text{FE}}$	40 30	— —	500 300	—
Collector-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 250\text{ mAdc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 250\text{ mAdc}$ , $T_C = 100^\circ\text{C}$ )	$V_{\text{CE(sat)}}$	— — —	— — —	1.9 2.9 2.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 250\text{ mAdc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 250\text{ mAdc}$ , $T_C = 100^\circ\text{C}$ )	$V_{\text{BE(sat)}}$	— —	— —	2.5 2.5	Vdc
Diode Forward Voltage (1) ( $I_F = 5.0\text{ Adc}$ )	$V_f$	—	3.0	5	Vdc
DYNAMIC CHARACTERISTICS					
Small-Signal Current Gain ( $I_C = 1.0\text{ Adc}$ , $V_{\text{CE}} = 10\text{ Vdc}$ , $f_{\text{test}} = 1.0\text{ MHz}$ )	$ h_{\text{fe}} $	10	—	—	—
Output Capacitance ( $V_{\text{CB}} = 10\text{ Vdc}$ , $I_C = 0$ , $f_{\text{test}} = 100\text{ kHz}$ )	$C_{\text{ob}}$	60	—	275	pF
SWITCHING CHARACTERISTICS					
Resistive Load (Table 1)					
Delay Time	( $V_{\text{CC}} = 250\text{ Vdc}$ , $I_C = 5.0\text{ A}$ , $I_{\text{B1}} = 250\text{ mA}$ , $V_{\text{BE(off)}} = 5.0\text{ Vdc}$ , $t_p = 50\ \mu\text{s}$ , Duty Cycle $\leq 2.0\%$ )	$t_d$	—	0.05	0.2 $\mu\text{s}$
Rise Time		$t_r$	—	0.25	0.6 $\mu\text{s}$
Storage Time		$t_s$	—	0.5	1.5 $\mu\text{s}$
Fall Time		$t_f$	—	0.06	0.5 $\mu\text{s}$
Inductive Load, Clamped (Table 1)					
Storage Time	( $I_C = 5.0\text{ A(pk)}$ , $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$ , $I_{\text{B1}} = 250\text{ mA}$ , $V_{\text{BE(off)}} = 5.0\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$t_{\text{SV}}$	—	0.8	2.0 $\mu\text{s}$
Crossover Time		$t_c$	—	0.6	1.5 $\mu\text{s}$
Storage Time		$t_{\text{SV}}$	—	0.5	— $\mu\text{s}$
Crossover Time		$t_c$	—	0.3	— $\mu\text{s}$

(1) The internal Collector-to-Emitter diode can eliminate the need for an external diode to clamp inductive loads. Tests have shown that the Forward Recovery Voltage ( $V_f$ ) of this diode is comparable to that of typical fast recovery rectifiers.

(2) Pulse Test:  $PW = 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

TYPICAL CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION




FIGURE 6 – OUTPUT CAPACITANCE




TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE







	$V_{CE0(sus)}$	$V_{CE(sus)}$ AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>PW Varied to Attain <math>I_C = 250</math> mA</p>	 <p>Adjust R1 to obtain a forced <math>h_{FE} = 20</math></p> <p>Pulse Width adjusted to obtain specified <math>I_C</math> (Resistive Switching, Pulse Width = 50 <math>\mu</math>s)</p> <p>Duty Cycle &lt; 3%</p>	<p>Q1 2N2907 Q2 2N2222 Q3 2N3762 Q4 MJE210 Q5 MJE200 D1 1N914 D2 1N914 D3 1N914</p>
CIRCUIT VALUES	<p><math>L_{coil} = 10</math> mH <math>V_{CC} = 10</math> V <math>R_{coil} = 0.7</math> <math>\Omega</math> <math>V_{clamp} = V_{CE0(sus)}</math></p>	<p><math>L_{coil} = 180</math> <math>\mu</math>H <math>R_{coil} = 0.05</math> <math>\Omega</math> <math>V_{CC} = 20</math> V <math>f_0 = 500</math> kHz</p> <p><math>V_{clamp} =</math> Rated <math>V_{CE}</math> Value</p>	<p><math>V_{CC} = 250</math> V <math>R_L = 50</math> <math>\Omega</math> Pulse Width = 50 <math>\mu</math>s</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above For Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p><math>t_1</math> Adjusted to Obtain <math>I_C</math></p> <p><math>t_1' = \frac{L_{coil} (I_{Cpk})}{V_{CC}}</math></p> <p><math>t_2 = \frac{L_{coil} (I_{Cpk})}{V_{clamp}}</math></p> <p>Test Equipment Scope-Tektronix 475 or Equipment</p>	<p>RESISTIVE TEST CIRCUIT</p> 

FIGURE 7 - INDUCTIVE SWITCHING MEASUREMENTS



## SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{sv}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{clamp}$

$t_{rv}$  = Voltage Rise Time, 10–90%  $V_{clamp}$

$t_{fi}$  = Current Fall Time, 90–10%  $I_C$

$t_{ti}$  = Current Tail, 10–2%  $I_C$

$t_{co}$  = Crossover Time, 10%  $V_{clamp}$  to 10%  $I_C$

An enlarged portion of the turn-off waveforms is shown in Figure 7 to aid in the visual identity of these terms.

SWITCHING TIME NOTES (continued)

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general,  $t_{rv} + t_{fi} \approx t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{sv}$ ) which are guaranteed at 100°C.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 8 – TURN-ON TIME




FIGURE 9 – TURN-OFF TIME








FIGURE 10 – THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 11 and 12 are specified ratings for these devices under the test conditions shown.



## SAFE OPERATING AREA INFORMATION

### FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

$T_J(pk)$  may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

### REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as  $V_{CEX(sus)}$  at a given collector current and represents a voltage-current condition that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives the complete reverse bias safe operating area characteristics.


**MOTOROLA**
**MJ10008  
MJ10009**
**1.3**

## Designer's Data Sheet

### SWITCHMODE SERIES NPN SILICON POWER DARLINGTON TRANSISTORS WITH BASE-EMITTER SPEEDUP DIODE

The MJ10008 and MJ10009 Darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits
- Fast Turn-Off Times


1.6  $\mu$ s (max) Inductive Crossover Time — 10 A, 100°C

3.5  $\mu$ s (max) Inductive Storage Time — 10 A, 100°C

Operating Temperature Range — 65 to +200°C

100°C Performance Specified for:

- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents



20 AMPERE

NPN SILICON

### POWER DARLINGTON TRANSISTORS

450 and 500 VOLTS  
175 WATTS

#### Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.




#### MAXIMUM RATINGS

Rating	Symbol	MJ10008	MJ10009	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	450	500	Vdc
Collector-Emitter Voltage	$V_{CEX(sus)}$	450	500	Vdc
Collector-Emitter Voltage	$V_{CEV}$	650	700	Vdc
Emitter Base Voltage	$V_{EB}$	8		Vdc
Collector Current — Continuous	$I_C$	20		Adc
— Peak (1)	$I_{CM}$	30		
Base Current — Continuous	$I_B$	2.5		Adc
— Peak (1)	$I_{BM}$	5		
Total Power Dissipation @ $T_C = 25^\circ C$	$P_D$	175		Watts
Derate above 25°C @ $T_C = 100^\circ C$		100		
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle  $\leq$  10%.



STYLE 1  
PIN 1. BASE  
2. EMITTER  
CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	1.550	
B	21.59		0.850	
C	6.35	7.62	0.250	0.300
D	0.97	1.08	0.038	0.043
E	1.00	1.58	0.039	0.063
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.48 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.68	12.70	0.460	0.500
L	3.81	4.19	0.150	0.165
M	26.67		1.050	
N	4.83	5.33	0.190	0.210
P	3.81	4.19	0.150	0.165

CASE 1-05  
TO-204AA



ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 100\text{ mA}$ , $I_B = 0$ , $V_{\text{clamp}} = \text{Rated } V_{\text{CEQ}}$ ) MJ10008 MJ10009	$V_{\text{CEO(sus)}}$	450 500	—	—	Vdc
Collector-Emitter Sustaining Voltage (Table 1, Figure 12) ( $I_C = 2\text{ A}$ , $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$ , $T_C = 100^\circ\text{C}$ , $V_{\text{BE(off)}} = 5\text{ V}$ ) MJ10008 ( $I_C = 10\text{ A}$ , $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$ , $T_C = 100^\circ\text{C}$ , $V_{\text{BE(off)}} = 5\text{ V}$ ) MJ10009	$V_{\text{CEX(sus)}}$	450 500 325 375	— — — —	— — — —	Vdc
Collector Cutoff Current ( $V_{\text{CEV}} = \text{Rated Value}$ , $V_{\text{BE(off)}} = 1.5\text{ Vdc}$ ) ( $V_{\text{CEV}} = \text{Rated Value}$ , $V_{\text{BE(off)}} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{\text{CEV}}$	— —	— —	0.25 5	mAdc
Collector Cutoff Current ( $V_{\text{CE}} = \text{Rated } V_{\text{CEV}}$ , $R_{\text{BE}} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{\text{CER}}$	—	—	5	mAdc
Emitter Cutoff Current ( $V_{\text{EB}} = 2\text{ Vdc}$ , $I_C = 0$ )	$I_{\text{EBO}}$	—	—	175	mAdc

## SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	$I_{\text{S/b}}$	See Figure 11			
---	------------------	---------------	--	--	--

## ON CHARACTERISTICS (2)

DC Current Gain ( $I_C = 5\text{ Adc}$ , $V_{\text{CE}} = 5\text{ Vdc}$ ) ( $I_C = 10\text{ Adc}$ , $V_{\text{CE}} = 5\text{ Vdc}$ )	$h_{\text{FE}}$	40 30	—	400 300	—
Collector-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 500\text{ mAdc}$ ) ( $I_C = 20\text{ Adc}$ , $I_B = 2\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 500\text{ mAdc}$ , $T_C = 100^\circ\text{C}$ )	$V_{\text{CE(sat)}}$	— — —	— — —	2 3.5 2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 500\text{ mAdc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 500\text{ mAdc}$ , $T_C = 100^\circ\text{C}$ )	$V_{\text{BE(sat)}}$	— —	— —	2.5 2.5	Vdc
Diode Forward Voltage (1) ( $I_F = 10\text{ Adc}$ )	$V_f$	—	3	5	Vdc

## DYNAMIC CHARACTERISTICS

Small-Signal Current Gain ( $I_C = 1\text{ Adc}$ , $V_{\text{CE}} = 10\text{ Vdc}$ , $f_{\text{test}} = 1\text{ MHz}$ )	$ h_{\text{fe}} $	8	—	—	—
Output Capacitance ( $V_{\text{CB}} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{\text{test}} = 100\text{ kHz}$ )	$C_{\text{ob}}$	100	—	325	pF

## SWITCHING CHARACTERISTICS

Resistive Load (Table 1)					
Delay Time	$(V_{CC} = 250 \text{ Vdc}, I_C = 10 \text{ A},$ $I_{B1} = 500 \text{ mA}, V_{BE(off)} = 5 \text{ Vdc}, t_p = 25 \mu\text{s}$ Duty Cycle $\leq 2\%$ )	$t_d$	—	0.12	0.25 $\mu\text{s}$
Rise Time		$t_r$	—	0.5	1.5 $\mu\text{s}$
Storage Time		$t_s$	—	0.8	2.0 $\mu\text{s}$
Fall Time		$t_f$	—	0.2	0.6 $\mu\text{s}$
Inductive Load, Clamped (Table 1)					
Storage Time	$(I_C = 10 \text{ A(pk)}, V_{\text{clamp}} = 250 \text{ V}, I_{B1} = 500 \text{ mA},$ $V_{BE(off)} = 5 \text{ Vdc}, T_C = 100^\circ\text{C})$	$t_{sv}$	—	1.5	3.5 $\mu\text{s}$
Crossover Time		$t_c$	—	0.36	1.6 $\mu\text{s}$
Storage Time	$(I_C = 10 \text{ A(pk)}, V_{\text{clamp}} = 250 \text{ V}, I_{B1} = 500 \text{ mA},$ $V_{BE(off)} = 5 \text{ Vdc})$	$t_{sv}$	—	0.8	— $\mu\text{s}$
Crossover Time		$t_c$	—	0.18	— $\mu\text{s}$

(1) The internal Collector-to-Emitter diode can eliminate the need for an external diode to clamp inductive loads.

Tests have shown that the Forward Recovery Voltage ( $V_f$ ) of this diode is comparable to that of typical fast recovery rectifiers.

(2) Pulse Test: PW = 300  $\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

TYPICAL CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION




FIGURE 6 – OUTPUT CAPACITANCE











TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	$V_{CE(sus)}$	$V_{CEX(sus)}$ AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>PW Varied to Attain <math>I_C = 100 \text{ mA}</math></p>	<p>DRIVER SCHEMATIC</p> <p>For inductive loads pulse width is adjusted to obtain specified <math>I_C</math></p> 	<p>TURN ON TIME</p>  <p><math>I_{B1}</math> adjusted to obtain the forced <math>h_{FE}</math> desired</p> <p>TURN-OFF TIME</p> <p>Use inductive switching driver as the input to the resistive test circuit.</p>
CIRCUIT VALUES	$L_{coil} = 10 \text{ mH}$ $V_{CC} = 10 \text{ V}$ $R_{coil} = 0.7 \Omega$ $V_{clamp} = V_{CE(sus)}$	$L_{coil} = 180 \mu\text{H}$ $R_{coil} = 0.05 \Omega$ $V_{CC} = 20 \text{ V}$ $V_{clamp} = \text{Rated } V_{CEX} \text{ Value}$	$V_{CC} = 250 \text{ V}$ $R_L = 25 \Omega$ Pulse Width = $26 \mu\text{s}$
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above For Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p><math>t_1</math> Adjusted to Obtain <math>I_C</math></p> <p><math>t_1 = \frac{L_{coil} (I_{Cpk}}{V_{CC}}</math></p> <p><math>t_2 = \frac{L_{coil} (I_{Cpk}}{V_{clamp}}</math></p> <p>Test Equipment Scope – Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

\*Adjust  $-V$  such that  $V_{BE(off)} = 5 \text{ V}$  except as required for RB SOA (Figure 12).

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{sv}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{clamp}$

$t_{rv}$  = Voltage Rise Time, 10–90%  $V_{clamp}$

$t_{fi}$  = Current Fall Time, 90–10%  $I_C$

$t_{ti}$  = Current Tail, 10–2%  $I_C$

$t_c$  = Crossover Time, 10%  $V_{clamp}$  to 10%  $I_C$

— continued —

TYPICAL CHARACTERISTICS

SWITCHING TIMES NOTE (continued)

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

Typical inductive switching waveforms are shown in Figure 7. In general,  $t_{rv} + t_{fi} \approx t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at  $T_C = 25^\circ\text{C}$  and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{sv}$ ) which are guaranteed at  $T_C = 100^\circ\text{C}$ .

RESISTIVE SWITCHING PERFORMANCE

FIGURE 8 – TURN-ON TIME




FIGURE 9 – TURN-OFF TIME





FIGURE 10 – THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 11 and 12 are specified ratings for these devices under the test conditions shown.

FIGURE 11 — FORWARD BIAS SAFE OPERATING AREA




FIGURE 12 — REVERSE BIAS SWITCHING SAFE OPERATING AREA (MJ10009)





FIGURE 13 — POWER DERATING



## SAFE OPERATING AREA INFORMATION

## FORWARD BIAS


There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(\text{pk})$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

$T_J(\text{pk})$  may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as  $V_{CEX}(\text{sus})$  at a given collector current and represents a voltage-current condition that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives the complete reverse bias safe operating area characteristics. See Table 1 for circuit conditions.

FIGURE 14 — REVERSE BASE CURRENT versus  $V_{BE}(\text{off})$  WITH NO EXTERNAL BASE RESISTANCE



# MOTOROLA


# MJ10011

# 1.3

## DARLINGTON HORIZONTAL DEFLECTION TRANSISTOR

... specifically designed for use in deflection circuits.

- $V_{CE(sat)} = 3.0$  Volts (Max) @  $I_C = 4.0$  Amps,  $I_B = 200$  mA
- Built-In Damper Diode
- $V_{CEX} = 1400$  Volts
- Glassivated Base-Collector Junction
- Safe Operating Area @  $50 \mu s = 25$  A, 200 V



## 8.0 AMPERE NPN SILICON DARLINGTON POWER TRANSISTOR

1400 VOLTS  
80 WATTS




### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEX}$	1400	Vdc
Emitter Base Voltage	$V_{EB}$	5.0	Vdc
Collector Current — Continuous	$I_C$	8.0	Adc
Peak (1)	$I_{CM}$	16	
Base Current — Continuous	$I_B$	2.0	Adc
Peak (1)	$I_{BM}$	4.0	
Emitter Current — Continuous	$I_E$	10	Adc
Peak (1)	$I_{EM}$	20	
Total Power Dissipation @ $T_C = 25^\circ C$	$P_D$	80	Watts
Derate above $25^\circ C$		0.6	W/ $^\circ C$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150	$^\circ C$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.56	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1.8" from Case for 5 Seconds	$T_L$	275	$^\circ C$

(1) Pulse Test: Pulse Width = 1.0 ms, Duty Cycle  $\leq 10\%$ .



NOTES:  
1. DIMENSIONS Q AND V ARE DATUMS.  
2. [ ] IS SEATING PLANE AND DATUM.  
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Ø.

Ø .13 (0.005) T V Ø

FOR LEADS:


Ø .13 (0.005) T V Ø Ø

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MIN	MAX	MIN	MAX
A	—	39.37	—	1.556
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.69	0.038	0.043
E	1.40	1.78	0.054	0.070
F	30.15 BSC		1.187 BSC	
G	19.92 BSC		0.430 BSC	
H	5.48 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
M	3.81	4.19	0.150	0.165
N	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05  
TO-204AA

FIGURE 1 — FORWARD BIAS SAFE OPERATING AREA





ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS (1)</b>					
Collector-Emitter Sustaining Voltage ( $I_C = 100 \text{ mAdc}$ , $I_B = 0$ )	$V_{CE(sus)}$	700	—	—	Vdc
Collector Cutoff Current ( $V_{CE} = 1400 \text{ Vdc}$ , $V_{BE} = 0$ )	$I_{CES}$	—	—	0.25	mAdc
Emitter Cutoff Current ( $V_{BE} = 4.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	50	mAdc

**ON CHARACTERISTICS (1)**

Collector-Emitter Saturation Voltage ( $I_C = 3.5 \text{ Adc}$ , $I_B = 0.15 \text{ Adc}$ ) ( $I_C = 4.0 \text{ Adc}$ , $I_B = 0.2 \text{ Adc}$ )	$V_{CE(sat)}$	— —	— —	3.0 3.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 3.5 \text{ Adc}$ , $I_B = 0.15 \text{ Adc}$ ) ( $I_C = 4.0 \text{ Adc}$ , $I_B = 0.2 \text{ Adc}$ )	$V_{BE(sat)}$	— —	— —	2.0 2.0	Vdc
Forward Diode Voltage ( $I_F = 4.0 \text{ Adc}$ )	$V_f$	—	1.2	2.0	Vdc
Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 1			

**SWITCHING CHARACTERISTICS**

Fall Time (See Figure 2) ( $I_C = 4.0 \text{ Adc}$ , $I_{B1} = 0.2 \text{ Adc}$ )	$t_f$	—	0.65	1.0	$\mu\text{s}$
--	-------	---	------	-----	---------------

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle = 2%.

FIGURE 2 — FALL TIME TEST CIRCUIT






FIGURE 3 — DC CURRENT GAIN



- Collector-Emitter Sustaining Voltage –  $V_{CE(sus)} = 400 \text{ Vdc (Min)}$
- 175 Watts Capability at 50 Volts
- Automotive Functional Tests



## 10 AMPERE

POWER TRANSISTOR  
DARLINGTON NPN SILICON

400 VOLTS  
175 WATTS




### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	400	Vdc
Collector-Emitter Voltage ( $R_{BE} = 27 \Omega$ )	$V_{CER}$	550	Vdc
Collector-Base Voltage	$V_{CBO}$	600	Vdc
Emitter-Base Voltage	$V_{EBO}$	8.0	Vdc
Collector Current — Continuous	$I_C$	10	Adc
— Peak (1)		15	
Base Current	$I_B$	2.0	Adc
Total Power Dissipation @ $T_C = 25^\circ C$	$P_D$	175	Watts
@ $T_C = 100^\circ C$		100	Watts
Derate above $25^\circ C$		1.0	W/ $^\circ C$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200	$^\circ C$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^{\circ}\text{C/W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	$^{\circ}\text{C}$

(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle  $\leq 10\%$ .



NOTES

1. DIMENSIONS Q AND V ARE DATUMS.
2.  $\boxed{T}$  IS SEATING PLANE AND DATUM
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q

◆	0.13 (0.005) $\text{mm}$	T	V $\text{mm}$
---	--------------------------	---	---------------

FOR LEADS:

4. DIMENSIONS AND  
ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	26.67		1.050	
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05  
TO-204AA

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS (1)</b>					
Collector-Emitter Sustaining Voltage (Figure 1) ( $I_C = 200\text{ mAdc}$ , $I_B = 0$ , $V_{\text{clamp}} = \text{Rated } V_{\text{CEO}}$ )	$V_{\text{CEO(sus)}}$	400	—	—	Vdc
Collector-Emitter Sustaining Voltage (Figure 1) ( $I_C = 200\text{ mAdc}$ , $R_{\text{BE}} = 27\text{ Ohms}$ , $V_{\text{clamp}} = \text{Rated } V_{\text{CER}}$ )	$V_{\text{CER(sus)}}$	425	—	—	Vdc
Collector Cutoff Current (Rated $V_{\text{CER}}$ , $R_{\text{BE}} = 27\text{ Ohms}$ )	$I_{\text{CER}}$	—	—	1.0	mAac
Collector Cutoff Current (Rated $V_{\text{CBO}}$ , $I_E = 0$ )	$I_{\text{CBO}}$	—	—	1.0	mAac
Emitter Cutoff Current ( $V_{\text{EB}} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{\text{EBO}}$	—	—	40	mAac

## ON CHARACTERISTICS (1)

DC Current Gain ( $I_C = 3.0\text{ Aac}$ , $V_{\text{CE}} = 6.0\text{ Vdc}$ ) ( $I_C = 6.0\text{ Aac}$ , $V_{\text{CE}} = 6.0\text{ Vdc}$ ) ( $I_C = 10\text{ Aac}$ , $V_{\text{CE}} = 6.0\text{ Vdc}$ )	$h_{\text{FE}}$	300 100 20	550 350 150	— 2000 —	—
Collector-Emitter Saturation Voltage ( $I_C = 3.0\text{ Aac}$ , $I_B = 0.6\text{ Aac}$ ) ( $I_C = 6.0\text{ Aac}$ , $I_B = 0.6\text{ Aac}$ ) ( $I_C = 10\text{ Aac}$ , $I_B = 2.0\text{ Aac}$ )	$V_{\text{CE(sat)}}$	— — —	— — —	1.5 2.0 2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 6.0\text{ Aac}$ , $I_B = 0.6\text{ Aac}$ ) ( $I_C = 10\text{ Aac}$ , $I_B = 2.0\text{ Aac}$ )	$V_{\text{BE(sat)}}$	— —	— —	2.5 3.0	Vdc
Base-Emitter On Voltage ( $I_C = 10\text{ Aac}$ , $V_{\text{CE}} = 6.0\text{ Vdc}$ )	$V_{\text{BE(on)}}$	—	—	2.8	Vdc
Diode Forward Voltage ( $I_F = 10\text{ Aac}$ )	$V_f$	—	2.0	3.5	Vdc

## DYNAMIC CHARACTERISTICS

Output Capacitance ( $V_{\text{CB}} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{\text{test}} = 100\text{ kHz}$ )	$C_{\text{ob}}$	—	165	350	pF
--	-----------------	---	-----	-----	----

## SWITCHING CHARACTERISTICS

Storage Time Fall Time	$V_{\text{CC}} = 12\text{ Vdc}$ , $I_C = 6.0\text{ Aac}$ , $I_{B1} = I_{B2} = 0.3\text{ Aac}$ Figure 2	$t_s$ $t_f$	— —	7.5 5.2	15 15	$\mu\text{s}$ $\mu\text{s}$
---------------------------	--	----------------	--------	------------	----------	--------------------------------

## FUNCTIONAL TESTS

Second Breakdown Collector Current with Base-Forward Biased	$I_{\text{S/B}}$	—	See Figure 10		—
Pulsed Energy Test (See Figure 12)	$I_{\text{C2L}}/2$	—	—	180	mJ



(1) Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle = 2%.FIGURE 1 – SUSTAINING VOLTAGE  
TEST CIRCUITFIGURE 2 – SWITCHING TIMES  
TEST CIRCUIT

FIGURE 3 – DC CURRENT GAIN




FIGURE 4 – COLLECTOR SATURATION REGION




FIGURE 5 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 6 – BASE-EMITTER VOLTAGE




FIGURE 7 – TURN-OFF SWITCHING TIME









FIGURE 8 – COLLECTOR CUTOFF REGION



**FIGURE 10 – FORWARD BIAS SAFE OPERATING AREA****FIGURE 11 – POWER DERATING****FIGURE 12 – USAGE TEST CIRCUIT**

$t_1$  to be selected such that  $I_C$  reaches 6 Adc before switch-off.

NOTE:

"Usage Test." Figure 12 specifies energy handling capabilities in an automotive ignition circuit.



**MJ10013**  
**MJ10014**


### 1.3

## Designers Data Sheet

SWITCHMODE SERIES  
NPN SILICON POWER DARLINGTON TRANSISTORS

The MJ10013 and MJ10014 Darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications such as:

- Switching Regulators
  - Inverters
  - Solenoid and Relay Drivers
  - Motor Controls
  - Deflection Circuits
- 
- Fast Turn-Off Times
    - 250 ns Inductive FALL Time—25°C (Typ)
    - 500 ns Inductive Crossover Time—25°C (Typ)
    - 1.4  $\mu$ s Inductive Storage Time—25°C (Typ)
  - Operating Temperature Range: -65 to +200°C
  - 100°C Performance Specified for:
    - Reversed Biased SOA With Inductive Loads
    - Switching Times With Inductive Loads
    - Saturation Voltages
    - Leakage Currents



### MAXIMUM RATINGS

Rating	Symbol	MJ10013	MJ10014	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	550	600	Vdc
Collector-Emitter Voltage	$V_{CEV}$	650	700	Vdc
Emitter Base Voltage	$V_{EB}$	8		Vdc
Collector Current – Continuous	$I_C$	10		Adc
– Peak (1)	$I_{CM}$	15		
Base Current – Continuous	$I_B$	7		Adc
– Peak (1)	$I_{BM}$	10		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	175		Watts
@ $T_C = 100^\circ\text{C}$		100		
Derate above $25^\circ\text{C}$		1		W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1	$^{\circ}\text{C/W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	$^{\circ}\text{C}$

(1) Pulse Test: Pulse Width = 5 ms. Duty Cycle  $\leq 10\%$


## 10 AMPERE

NPN SILICON  
POWER DARLINGTON  
TRANSISTORS

550 AND 600 VOLTS  
175 WATTS

### Designers Data for "Worst-Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data—representing device characteristic boundaries—are given to facilitate "worst-case" design.



NOTES

- NOTES
1. DIMENSIONS Q AND V ARE DATUMS
  2.  $\boxed{-T-}$  IS SEATING PLANE AND DATUM
  3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Ø

0.13 (0.005) (M) T V (M)

FOR LEADS

$\Phi$	0.13 (0.005) (M) T	V (M)	Q (M)
--------	--------------------	-------	-------

4 DIMENSIONS AND TOLERANCES PER  
ANSI Y14.5, 1973.

STYLE 1	
PIN 1	BASE
2	EMITTER
CASE	COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.37	-	1.55
B	-	21.08	-	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.97 BSC		0.430 BSC	
H	5.48 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
M	3.81	4.19	0.150	0.165
N	-	26.67	-	1.050
U	4.83	5.33	0.190	0.210
V	9.81	4.19	0.160	0.160

CASE 1.05



ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	550 600	— —	— —	Vdc
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEV}$	— —	— —	0.3 5	mA <sub>dc</sub>
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEV}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	— —	— —	5	mA <sub>dc</sub>
Emitter Cutoff Current ( $V_{EB} = 2\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	— —	— —	175	mA <sub>dc</sub>
SECOND BREAKDOWN					
Second Breakdown Collector Current with base forward biased	$I_{S/b}$	See Figure 12			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13			
ON CHARACTERISTICS (2)					
DC Current Gain ( $I_C = 5\text{ Adc}$ , $V_{CE} = 5\text{ Vdc}$ ) ( $I_C = 10\text{ Adc}$ , $V_{CE} = 5\text{ Vdc}$ )	$h_{FE}$	20 10	— —	500 250	—
Collector-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 2\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 2\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— —	— —	2.5 2.6	Vdc
Base-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 2\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 2\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	3 3	Vdc
Diode Forward Voltage (1) ( $I_F = 10\text{ Adc}$ )	$V_f$	—	3	5	Vdc
DYNAMIC CHARACTERISTICS					
Small-Signal Current Gain ( $I_C = 1\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ , $f_{test} = 1\text{ MHz}$ )	$ h_{fe} $	10	—	—	—
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 100\text{ kHz}$ )	$C_{ob}$	100	—	350	pF
SWITCHING CHARACTERISTICS					
Resistive Load (Table 1)					
Delay Time	$V_{CC} = 250\text{ Vdc}$ , $I_C = 10\text{ A}$ , $I_{B1} = 400\text{ mA}$ , $V_{BE(off)} = 5\text{ Vdc}$ , $t_p = 50\ \mu\text{s}$ , Duty Cycle $\leq 2\%$ .	$t_d$	—	0.02	0.2 $\mu\text{s}$
Rise Time		$t_r$	—	0.9	2 $\mu\text{s}$
Storage Time		$t_s$	—	0.95	4 $\mu\text{s}$
Fall Time		$t_f$	—	0.22	1 $\mu\text{s}$
Inductive Load, Clamped (Table 1)					
Storage Time	$I_C = 10\text{ A (pk)}$ , $V_{clamp} = 250\text{ Vdc}$ , $I_{B1} = 1\text{ A}$ , $V_{BE(off)} = 5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$	$t_s$	—	2.3	6 $\mu\text{s}$
Crossover Time		$t_c$	—	1	3 $\mu\text{s}$
Storage Time	$I_C = 10\text{ A (pk)}$ , $V_{clamp} = 250\text{ Vdc}$ , $I_{B1} = 1\text{ A}$ , $V_{BE(off)} = 5\text{ Vdc}$ , $T_C = 25^\circ\text{C}$	$t_s$	—	1.4	— $\mu\text{s}$
Crossover Time		$t_c$	—	0.5	— $\mu\text{s}$
Fall Time		$t_{fi}$	—	0.25	— $\mu\text{s}$

(1) The internal Collector-to-Emitter diode can eliminate the need for an external diode to clamp inductive loads. Tests have shown that the Forward Recovery Voltage ( $V_f$ ) of this diode is comparable to that of typical fast recovery rectifiers.

(2) Pulse Test: PW = 300  $\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

## TYPICAL CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION




FIGURE 6 — OUTPUT CAPACITANCE









TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

INPUT CONDITIONS	$V_{CE0(sus)}$	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
 <p>PW Varied to Attain <math>I_C = 250</math> mA</p>		 <p>Adjust R1 to obtain a forced <math>h_{FE} = 10</math></p> <p>Pulse Width adjusted to obtain specified <math>I_C</math> (Resistive Switching) Pulse Width = 50 <math>\mu</math>s</p> <p>Duty Cycle &lt; 3%</p>	<p>Q1 2N2907 Q2 2N2222 Q3 2N3762 Q4 MJE210 Q5 MJE200 D1 1N914 D2 1N914 D3 1N914</p>
CIRCUIT VALUES			
$L_{coil} = 10$ mH $V_{CC} = 10$ V $R_{coil} = 0.7$ $\Omega$ $V_{clamp} = V_{CE0(sus)}$		$L_{coil} = 180$ $\mu$ H $R_{coil} = 0.05$ $\Omega$ $V_{CC} = 20$ V	$V_{CC} = 250$ V $R_L = 25$ $\Omega$ Pulse Width = 50 $\mu$ s
TEST CIRCUITS	INDUCTIVE TEST CIRCUIT	OUTPUT WAVEFORMS	RESISTIVE TEST CIRCUIT
	 <p>See Above for Detailed Conditions</p>	 <p><math>t_1</math> Adjusted to Obtain <math>I_C</math></p> <p><math>t_1 = \frac{L_{coil}(I_{Cpk})}{V_{CC}}</math></p> <p><math>t_2 = \frac{L_{coil}(I_{Cpk})}{V_{clamp}}</math></p> <p>Test Equipment Scope – Tektronix 475 or Equivalent</p>	

## SWITCHING TIME NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- $t_{sv}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{clamp}$
- $t_{rv}$  = Voltage Rise Time, 10–90%  $V_{clamp}$
- $t_{fi}$  = Current Fall Time, 90–10%  $I_C$
- $t_{ti}$  = Current Tail, 10–2%  $I_C$
- $t_c$  = Crossover Time, 10%  $V_{clamp}$  to 10%  $I_C$

An enlarged portion of the turn-off waveforms is shown in Figure 7 to aid in the visual identity of these terms.

– continued –

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 – PEAK REVERSE CURRENT



TYPICAL CHARACTERISTICS

SWITCHING TIMES NOTE (continued)

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general,  $t_{rV} + t_{fI} \approx t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{sv}$ ) which are guaranteed at 100°C.

1.3

RESISTIVE SWITCHING PERFORMANCE

FIGURE 9 — TURN-ON TIME




FIGURE 10 — TURN-OFF TIME





FIGURE 11 — THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.

FIGURE 12 – FORWARD BIAS SAFE OPERATING AREA





FIGURE 13 – REVERSE BIAS SWITCHING SAFE OPERATING AREA



## SAFE OPERATING AREA INFORMATION

## FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 12 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(\text{pk})$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_J(\text{pk})$  may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the complete RBSOA characteristics.

FIGURE 14 – POWER DERATING





# MOTOROLA

# MJ10015 MJ10016

# 1.3

## SWITCHMODE SERIES NPN SILICON POWER DARLINGTON TRANSISTORS WITH BASE-EMITTER SPEEDUP DIODE




The MJ10015 and MJ10016 Darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications such as:

- Switching Regulators
- Motor Controls
- Inverters
- Solenoid and Relay Drivers
- Fast Turn-Off Times
  - 1.0  $\mu$ s (max) Inductive Crossover Time — 20 Amps
  - 2.5  $\mu$ s (max) Inductive Storage Time — 20 Amps
- Operating Temperature Range — 65 to +200°C
- Performance Specified for
  - Reversed Biased SOA with Inductive Loads
  - Switching Times with Inductive Loads
  - Saturation Voltages
  - Leakage Currents

50 AMPERE

## NPN SILICON POWER DARLINGTON TRANSISTORS

400 and 500 VOLTS  
250 WATTS



STYLE 1:  
PIN 1. BASE  
2. EMITTER  
CASE. COLLECTOR

DIM	MIN	MAX	MIN	MAX
A	38.35	39.37	1.510	1.550
B	19.30	21.08	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.50	0.057	0.063
E	—	3.43	—	0.135
F	29.30	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
L	3.84	4.09	0.151	0.161
M	24.89	26.67	0.980	1.050

CASE 197-01  
MODIFIED TO-3

## MAXIMUM RATINGS

Rating	Symbol	MJ10015	MJ10016	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	400	500	Vdc
Collector-Emitter Voltage	$V_{CEV}$	600	700	Vdc
Emitter Base Voltage	$V_{EB}$	8.0		Vdc
Collector Current — Continuous	$I_C$	50		Adc
— Peak (1)	$I_{CM}$	75		
Base Current — Continuous	$I_B$	10		Adc
— Peak (1)	$I_{BM}$	15		
Total Power Dissipation @ $T_C = 25^\circ C$ @ $T_C = 100^\circ C$	$P_D$	250 143		Watts
Derate above 25°C		1.43		W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		°C

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.7	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle  $\leq$  10%



ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS (1)</b>					
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 100\text{ mA}$ , $I_B = 0$ , $V_{\text{clamp}} = \text{Rated } V_{CE0}$ )	$V_{CE0(\text{sus})}$	400 500	— —	— —	Vdc
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(\text{off})} = 1.5\text{ Vdc}$ )	$I_{CEV}$	—	—	0.25	mA
Emitter Cutoff Current ( $V_{EB} = 2.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	350	mA

## SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 7			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 8			

## ON CHARACTERISTICS (1)

DC Current Gain ( $I_C = 20\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ ) ( $I_C = 40\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	25 10	— —	— —	—
Collector-Emitter Saturation Voltage ( $I_C = 20\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 50\text{ Adc}$ , $I_B = 10\text{ Adc}$ )	$V_{CE(\text{sat})}$	— —	— —	2.2 5.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 20\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ )	$V_{BE(\text{sat})}$	—	—	2.75	Vdc
Diode Forward Voltage (2) ( $I_F = 20\text{ Adc}$ )	$V_f$	—	2.5	5.0	Vdc

## DYNAMIC CHARACTERISTIC

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{\text{test}} = 100\text{ kHz}$ )	$C_{ob}$	—	—	750	pF
---	----------	---	---	-----	----

## SWITCHING CHARACTERISTICS

Resistive Load (Table 1)					
Delay Time	$(V_{CC} = 250 \text{ Vdc}, I_C = 20 \text{ A},$ $I_{B1} = 1.0 \text{ Adc}, V_{BE(off)} = 5 \text{ Vdc}, t_p = 25 \mu\text{s}$ Duty Cycle $\leq 2\%$ ).	$t_d$	—	0.14	0.3 $\mu\text{s}$
Rise Time		$t_r$	—	0.3	1.0 $\mu\text{s}$
Storage Time		$t_s$	—	0.8	2.5 $\mu\text{s}$
Fall Time		$t_f$	—	0.3	1.0 $\mu\text{s}$
Inductive Load, Clamped (Table 1)					
Storage Time	$(I_C = 20 \text{ A(pk)}, V_{\text{clamp}} = 250 \text{ V}, I_{B1} = 1.0 \text{ A},$ $V_{BE(off)} = 5.0 \text{ Vdc})$	$t_{sv}$	—	1.0	2.5 $\mu\text{s}$
Crossover Time		$t_c$	—	0.36	1.0 $\mu\text{s}$

(1) Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .(2) The internal Collector-to-Emitter diode can eliminate the need for an external diode to clamp inductive loads. Tests have shown that the Forward Recovery Voltage ( $V_f$ ) of this diode is comparable to that of typical fast recovery rectifiers.

TYPICAL CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 3 – BASE-EMITTER SATURATION VOLTAGE




FIGURE 4 – COLLECTOR CUTOFF REGION




FIGURE 5 – OUTPUT CAPACITANCE











TABLE 1 — TEST CONDITIONS FOR DYNAMIC PERFORMANCE

INPUT CONDITIONS	$V_{CE0}(\text{sus})$	$V_{CEX}$ AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
 <p>PW Varied to Attain <math>I_C = 100 \text{ mA}</math></p>		 <p>Adjust R1 to obtain a forced <math>h_{FE} = 20</math></p> <p>Duty Cycle <math>&lt; 3\%</math></p>	 <p>TURN ON TIME</p> <p><math>I_{B1}</math> adjusted to obtain the forced <math>h_{FE}</math> desired</p> <p>TURN OFF TIME</p> <p>Use inductive switching circuit as the input to the resistive test circuit it.</p>
CIRCUIT VALUES	$L_{coil} = 10 \text{ mH}$ $V_{CC} = 10 \text{ V}$ $R_{coil} = 0.7 \Omega$ $V_{clamp} = V_{CE0}(\text{sus})$	$L_{coil} = 180 \mu\text{H}$ $R_{coil} = 0.05 \Omega$ $V_{CC} = 20 \text{ V}$	$V_{CC} = 250 \text{ V}$ $R_L = 12.5 \Omega$ Pulse Width = $25 \mu\text{s}$
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p><math>t_1</math> Adjusted to Obtain <math>I_C</math></p> <p><math>t_1 \approx \frac{L_{coil}(I_{CPK})}{V_{CC}}</math></p> <p><math>t_2 \approx \frac{L_{coil}(I_{CPK})}{V_{clamp}}</math></p> <p>Test Equipment Scope — Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

\*Adjust  $-V$  such that  $V_{BE}(\text{off}) = 5 \text{ V}$  except as required for RB SOA (Figure 8).

FIGURE 6 — INDUCTIVE SWITCHING MEASUREMENTS



#### SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{SV}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{clamp}$   
 $t_{RV}$  = Voltage Rise Time, 10 - 90%  $V_{clamp}$   
 $t_{FI}$  = Current Fall Time, 90 - 10%  $I_C$   
 $t_{TI}$  = Current Tail, 10 - 2%  $I_C$   
 $t_C$  = Crossover Time, 10%  $V_{clamp}$  to 10%  $I_C$

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_C) f$$

In general,  $t_{RV} + t_{FI} \approx t_C$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_C$  and  $t_{SV}$ ) which are guaranteed.

The Safe Operating Area figures shown in Figures 7 and 8 are specified ratings for these devices under the test conditions shown.

FIGURE 7 — FORWARD BIAS SAFE OPERATING AREA




FIGURE 8 — REVERSE BIAS SWITCHING SAFE OPERATING AREA





FIGURE 9 — POWER DERATING



## SAFE OPERATING AREA INFORMATION


### FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 7 is based on  $T_C = 25^\circ\text{C}$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 7 may be found at any case temperature by using the appropriate curve on Figure 9.

### REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 8 gives the complete RBSOA characteristics.

FIGURE 10 — TYPICAL REVERSE BASE CURRENT versus  $V_{BE(off)}$  WITH NO EXTERNAL BASE RESISTANCE




## Designers Data Sheet

### SWITCHMODE SERIES NPN SILICON POWER DARLINGTON TRANSISTORS WITH BASE-EMITTER SPEEDUP DIODE

The MJ10020 and MJ10021 Darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications such as:

- AC and DC Motor Controls
- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Fast Turn-Off Times
  - 150 ns Inductive Fall Time at 25°C (Typ)
  - 750 ns Inductive Storage Time at 25°C (Typ)
- Operating Temperature Range -65 to +200°C
- 100°C Performance Specified for:
  - Reversed Biased SOA with Inductive Loads
  - Switching Times with Inductive Loads
  - Saturation Voltages
  - Leakage Currents




60 AMPERE

NPN SILICON  
POWER DARLINGTON  
TRANSISTORS

200 and 250 VOLTS  
250 WATTS

Designer's Data for  
"Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.




### MAXIMUM RATINGS

Rating	Symbol	MJ10020	MJ10021	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	200	250	Vdc
Collector-Emitter Voltage	$V_{CEV}$	300	350	Vdc
Emitter Base Voltage	$V_{EB}$	8.0		Vdc
Collector Current — Continuous	$I_C$	60		Adc
— Peak (1)	$I_{CM}$	100		
Base Current — Continuous	$I_B$	20		Adc
— Peak (1)	$I_{BM}$	30		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	250		Watts
Derate above 25°C		143		
@ $T_C = 100^\circ\text{C}$		1.43		W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		°C

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.7	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.35	39.37	1.510	1.550
B	19.30	21.08	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.60	0.057	0.063
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.54	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	24.89	26.67	0.980	1.050

CASE 197-01  
MODIFIED TO-3

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	MJ10020 MJ10021	$V_{CE(sus)}$	200 250	— —	Vdc
Collector Cutoff Current ( $V_{CE} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )		$I_{CEV}$	— —	— 0.25 5.0	mAdc
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEV}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )		$I_{CER}$	—	5.0	mAdc
Emitter Cutoff Current ( $V_{EB} = 2.0\text{ V}$ , $I_C = 0$ )		$I_{EBO}$	—	175	mAdc

**SECOND BREAKDOWN**

Second Breakdown Collector Current with base forward biased	$I_{S/B}$	See Figure 13	
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 14	

**ON CHARACTERISTICS (1)**

DC Current Gain ( $I_C = 15\text{ Adc}$ , $V_{CE} = 5.0\text{ V}$ )	$h_{FE}$	75	—	1000	—
Collector-Emitter Saturation Voltage ( $I_C = 30\text{ Adc}$ , $I_B = 1.2\text{ Adc}$ ) ( $I_C = 60\text{ Adc}$ , $I_B = 4.0\text{ Adc}$ ) ( $I_C = 30\text{ Adc}$ , $I_B = 1.2\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	2.2 4.0 2.4	Vdc
Base-Emitter Saturation Voltage ( $I_C = 30\text{ Adc}$ , $I_B = 1.2\text{ Adc}$ ) ( $I_C = 30\text{ Adc}$ , $I_B = 1.2\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	3.0 3.5	Vdc
Diode Forward Voltage ( $I_F = 30\text{ Adc}$ )	$V_f$	—	2.5	5.0	Vdc

**DYNAMIC CHARACTERISTICS**

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	175	—	700	pF
--	----------	-----	---	-----	----

**SWITCHING CHARACTERISTICS**

Resistive Load (Table 1)					
Delay Time	$(V_{CC} = 175 \text{ Vdc}, I_C = 30 \text{ A},$ $I_{B1} = 1.2 \text{ Adc}, V_{BE(off)} = 5.0 \text{ V}, t_p = 25 \mu\text{s}$ Duty Cycle $\leq 2.0\%$ ).	$t_d$	—	0.02	0.2 $\mu\text{s}$
Rise Time		$t_r$	—	0.30	1.0 $\mu\text{s}$
Storage Time		$t_s$	—	1.0	3.5 $\mu\text{s}$
Fall Time		$t_f$	—	0.07	0.5 $\mu\text{s}$
Inductive Load, Clamped (Table 1)					
Storage Time	$(I_{CM} = 30 \text{ A(pk)}, V_{CEM} = 200 \text{ V}, I_{B1} = 1.2 \text{ A},$ $V_{BE(off)} = 5 \text{ V}, T_C = 100^\circ\text{C})$	$t_{sv}$	—	1.2	3.5 $\mu\text{s}$
Crossover Time		$t_c$	—	0.45	2.0 $\mu\text{s}$
Storage Time		$t_{sv}$	—	0.75	— $\mu\text{s}$
Crossover Time		$t_c$	—	0.25	— $\mu\text{s}$
Fall Time	$(I_{CM} = 30 \text{ A(pk)}, V_{CEM} = 200 \text{ V}, I_{B1} = 1.2 \text{ A},$ $V_{BE(off)} = 5 \text{ V}, T_C = 25^\circ\text{C})$	$t_{fi}$	—	0.15	— $\mu\text{s}$

(1) Pulse Test:  $PW = 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$



## TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION





FIGURE 6 – OUTPUT CAPACITANCE





## SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{SV}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{CEM}$

$t_{RV}$  = Voltage Rise Time, 10 – 90%  $V_{CEM}$

$t_{fi}$  = Current Fall Time, 90 – 10%  $I_{CM}$

$t_{ti}$  = Current Tail, 10 – 2%  $I_{CM}$

$t_c$  = Crossover Time, 10%  $V_{CEM}$  to 10%  $I_{CM}$

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general,  $t_{RV} + t_{fi} \cong t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{SV}$ ) which are guaranteed at 100°C.

## RESISTIVE SWITCHING

FIGURE 10 – TYPICAL TURN-ON SWITCHING TIMES




FIGURE 11 – TYPICAL TURN-OFF SWITCHING TIMES





FIGURE 12 – THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 13 and 14 are specified for these devices under the test conditions shown.

FIGURE 13 — MAXIMUM FORWARD BIAS  
SAFE OPERATING AREA





FIGURE 14 — MAXIMUM RBSOA, REVERSE BIAS  
SAFE OPERATING AREA



## SAFE OPERATING AREA INFORMATION

### FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 13 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 13 may be found at any case temperature by using the appropriate curve on Figure 15.

$T_J(pk)$  may be calculated from the data in Figure 12. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

### REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 14 gives the RBSOA characteristics.

FIGURE 15 — POWER DERATING






## Designers Data Sheet

### SWITCHMODE SERIES NPN SILICON POWER DARLINGTON TRANSISTORS WITH BASE-EMITTER SPEEDUP DIODE

The MJ10022 and MJ10023 Darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications such as:

- AC and DC Motor Controls
- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Fast Turn-Off Times
  - 150 ns Inductive Fall Time @ 25°C (Typ)
  - 300 ns Inductive Storage Time @ 25°C (Typ)
- Operating Temperature Range -65 to +200°C
- 100°C Performance Specified for:
  - Reversed Biased SOA with Inductive Loads
  - Switching Times with Inductive Loads
  - Saturation Voltages
  - Leakage Currents



40 AMPERE

### NPN SILICON POWER DARLINGTON TRANSISTORS

350 and 400 VOLTS  
250 WATTS

#### Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.




### MAXIMUM RATINGS

Rating	Symbol	MJ10022	MJ10023	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	350	400	Vdc
Collector-Emitter Voltage	$V_{CEV}$	450	600	Vdc
Emitter Base Voltage	$V_{EB}$	8.0		Vdc
Collector Current — Continuous	$I_C$	40		Adc
— Peak (1)	$I_{CM}$	80		
Base Current — Continuous	$I_B$	20		Adc
— Peak (1)	$I_{BM}$	40		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	250		Watts
@ $T_C = 100^\circ\text{C}$		143		
Derate above 25°C		1.43		W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		°C

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.7	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle  $\leq$  10%.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.35	39.37	1.510	1.550
B	19.30	21.08	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.60	0.057	0.063
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
L	3.84	4.09	0.151	0.161
M	24.89	26.67	0.980	1.050

CASE 197-01  
MODIFIED TO-3

ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Table 1) (I <sub>C</sub> = 100 mA, I <sub>B</sub> = 0)	MJ10022 MJ10023 V <sub>CE0(sus)</sub>	350 400	— —	— —	V <sub>dc</sub>
Collector Cutoff Current (V <sub>CEV</sub> = Rated Value, V <sub>BE(off)</sub> = 1.5 V <sub>dc</sub> ) (V <sub>CEV</sub> = Rated Value, V <sub>BE(off)</sub> = 1.5 V <sub>dc</sub> , T <sub>C</sub> = 150°C)	I <sub>CEV</sub>	— —	— —	0.25 5.0	mAdc
Collector Cutoff Current (V <sub>CE</sub> = Rated V <sub>CEV</sub> , R <sub>BE</sub> = 50 Ω, T <sub>C</sub> = 100°C)	I <sub>CER</sub>	—	—	5.0	mAdc
Emitter Cutoff Current (V <sub>EB</sub> = 2.0 V, I <sub>C</sub> = 0)	I <sub>EBO</sub>	—	—	175	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	I <sub>S/b</sub>		See Figure 13	
Clamped Inductive SOA with Base Reverse Biased	RBSOA		See Figure 14	

ON CHARACTERISTICS (1)

DC Current Gain (I <sub>C</sub> = 10 Adc, V <sub>CE</sub> = 5.0 V)	h <sub>FE</sub>	50	—	600	—
Collector-Emitter Saturation Voltage (I <sub>C</sub> = 20 Adc, I <sub>B</sub> = 1.0 Adc) (I <sub>C</sub> = 40 Adc, I <sub>B</sub> = 5.0 Adc) (I <sub>C</sub> = 20 Adc, I <sub>B</sub> = 1.0 Adc, T <sub>C</sub> = 100°C)	V <sub>CE(sat)</sub>	— — —	— — —	2.2 5.0 2.5	V <sub>dc</sub>
Base-Emitter Saturation Voltage (I <sub>C</sub> = 20 Adc, I <sub>B</sub> = 1.2 Adc) (I <sub>C</sub> = 20 Adc, I <sub>B</sub> = 1.2 Adc, T <sub>C</sub> = 100°C)	V <sub>BE(sat)</sub>	— —	— —	2.5 2.5	V <sub>dc</sub>
Diode Forward Voltage (I <sub>F</sub> = 20 Adc)	V <sub>f</sub>	—	2.5	5.0	V <sub>dc</sub>

DYNAMIC CHARACTERISTICS

Output Capacitance (V <sub>CB</sub> = 10 V <sub>dc</sub> , I <sub>C</sub> = 0, t <sub>test</sub> = 1.0 kHz)	C <sub>ob</sub>	150	—	600	pF
--	-----------------	-----	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)					
Delay Time	V <sub>CC</sub> = 250 Vdc, I <sub>C</sub> = 20 A, I <sub>B1</sub> = 1.0 Adc, V <sub>BE(off)</sub> = 5.0 V, t <sub>p</sub> = 50 μs, Duty Cycle < 2.0%	t <sub>d</sub>	—	0.03	0.2 μs
Rise Time		t <sub>r</sub>	—	0.4	1.2 μs
Storage Time		t <sub>s</sub>	—	0.9	2.5 μs
Fall Time		t <sub>f</sub>	—	0.3	0.9 μs
Inductive Load, Clamped (Table 1)					
Storage Time	I <sub>CM</sub> = 20 A, V <sub>CEM</sub> = 250 V, I <sub>B1</sub> = 1.0 A, V <sub>BE(off)</sub> = 5 V, T <sub>C</sub> = 100°C	t <sub>sv</sub>	—	1.9	4.4 μs
Crossover Time		t <sub>c</sub>	—	0.6	2.0 μs
Fall Time		t <sub>fi</sub>	—	0.3	— μs
Storage Time	I <sub>CM</sub> = 20 A, V <sub>CEM</sub> = 250 V, I <sub>B1</sub> = 1.0 A, V <sub>BE(off)</sub> = 5 V, T <sub>C</sub> = 25°C	t <sub>sv</sub>	—	1.0	— μs
Crossover Time		t <sub>c</sub>	—	0.3	— μs
Fall Time		t <sub>fi</sub>	—	0.15	— μs

(1) Pulse Test: PW = 300 μs, Duty Cycle ≤ 2%



## TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER SATURATION VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION









FIGURE 6 —  $C_{ob}$ , OUTPUT CAPACITANCE

TABLE 1 — TEST CONDITIONS FOR DYNAMIC PERFORMANCE

INPUT CONDITIONS	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
$V_{CE0}(\text{sus})$  PW Varied to Attain $I_C = 100 \text{ mA}$	Adjust R1 to obtain a forced $h_{FE} = 20$  Pulse Width adjusted to obtain specified $I_C$ (Resistive Switching, Pulse Width = 25 $\mu\text{s}$ ) Duty Cycle $\leq 3\%$	<b>RESISTIVE SWITCHING</b> <b>TURN ON TIME</b>  $I_{B1}$ adjusted to obtain the forced $h_{FE}$ desired <b>TURN-OFF TIME</b> Use inductive switching circuit as the input to the resistive test circuit.
<b>CIRCUIT VALUES</b> $L_{coil} = 10 \text{ mH}$ $V_{CC} = 10 \text{ V}$ $R_{coil} = 0.7 \Omega$ $V_{clamp} = V_{CE0}(\text{sus})$	$L_{coil} = 180 \mu\text{H}$ $R_{coil} = 0.05 \Omega$ $V_{CC} = 20 \text{ V}$ Q1 2N2907 Q5 MJE15028 Q2 2N2222 D1 1N914 Q3 2N3762 D2 1N914 Q4 MJE15029 D3 1N914	<b>RESISTIVE TEST CIRCUIT</b>  $V_{CC} = 250 \text{ V}$ $R_L = 12.5 \Omega$ Pulse Width = 25 $\mu\text{s}$
<b>TEST CIRCUITS</b>	<b>INDUCTIVE TEST CIRCUIT</b>  See Above for Detailed Conditions	<b>OUTPUT WAVEFORMS</b>  $t_1$ Adjusted to Obtain $I_C$ $t_1 = \frac{L_{coil} (I_{CM})}{V_{CC}}$ $t_2 = \frac{L_{coil} (I_{CM})}{V_{clamp}}$ Test Equipment Scope — Tektronix 475 or Equivalent

\*Adjust — V such that  $V_{BE}(\text{off}) = 5 \text{ V}$  except as required for RBSOA (Figure 14).

FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 8 — TYPICAL PEAK REVERSE BASE CURRENT





FIGURE 9 — TYPICAL INDUCTIVE SWITCHING TIMES



## SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{SV}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{CEM}$

$t_{RV}$  = Voltage Rise Time, 10—90%  $V_{CEM}$

$t_{fj}$  = Current Fall Time, 90—10%  $I_{CM}$

$t_{ti}$  = Current Tail, 10—2%  $I_{CM}$

$t_c$  = Crossover Time, 10%  $V_{CEM}$  to 10%  $I_{CM}$

An enlarged portion of the inductive switching waveform is shown in Figure 7 to aid on the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A:

$$P_{SWT} = 1/2 V_{CC} I_C t_c / f$$

In general,  $t_{RV} + t_{fj} \cong t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{SV}$ ) which are guaranteed at 100°C.

FIGURE 10 — TYPICAL TURN-ON SWITCHING TIMES




FIGURE 11 — TYPICAL TURN-OFF SWITCHING TIMES





FIGURE 12 — THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 13 and 14 are specified for these devices under the test conditions shown.

FIGURE 13 — MAXIMUM FORWARD BIAS  
SAFE OPERATING AREA





FIGURE 14 — MAXIMUM RBSOA, REVERSE BIAS  
SAFE OPERATING AREA



## SAFE OPERATING AREA INFORMATION

### FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 13 is based on  $T_C = 25^\circ\text{C}$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 13 may be found at any case temperature by using the appropriate curve on Figure 15.

$T_{J(pk)}$  may be calculated from the data in Figure 12. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

### REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 14 gives the RBSOA characteristics.

FIGURE 15 — POWER DERATING






## Designer's Data Sheet

### SWITCHMODE SERIES NPN SILICON POWER DARLINGTON TRANSISTORS WITH BASE-EMITTER SPEEDUP DIODE

The MJ10024 and MJ10025 Darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications such as:

- AC and DC Motor Controls
- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Operating Temperature Range -65 to +200°C
- 100°C Performance Specified for:  
Reversed Biased SOA with Inductive Loads  
Switching Times with Inductive Loads  
Saturation Voltages  
Leakage Currents



### MAXIMUM RATINGS

Rating	Symbol	MJ10024	MJ10025	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	750	850	Vdc
Collector-Emitter Voltage	$V_{CEV}$	1000	1200	Vdc
Emitter Base Voltage	$V_{EB}$	8.0		Vdc
Collector Current — Continuous	$I_C$	20		Adc
— Peak (1)	$I_{CM}$	40		
Base Current — Continuous	$I_B$	10		Adc
— Peak (1)	$I_{BM}$	20		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	$P_D$	250 143 1.43		Watts W/ $^\circ\text{C}$
Derate above $25^\circ\text{C}$				
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.7	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	$^\circ\text{C}$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle  $\leq 10\%$ .


### 20 AMPERE

### NPN SILICON POWER DARLINGTON TRANSISTORS

750 and 850 VOLTS  
250 WATTS

### Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



### NOTES

1. DIMENSIONS G AND V ARE DATUMS.
2. (X) IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE IS:

$$\begin{aligned} & \text{FOR LEADS} \\ & \text{MOUNTING HOLE: } \phi 0.13 (0.005) \text{ T } | \text{ V } | \text{ C } \\ & \text{FOR LEADS: } \phi 0.13 (0.005) \text{ T } | \text{ V } | \text{ C } | \text{ D } | \text{ O } | \text{ C } \end{aligned}$$

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1972

DIM	MIN	MAX	MIN	MAX
A	—	39.37	1.550	
B	—	27.08	0.830	
C	0.35	7.92	0.250	0.300
D	0.97	1.09	0.038	0.043
E	0.40	1.18	0.055	0.070
F	30.15	855	1.187	855
G	10.92	855	0.430	855
H	5.40	855	0.215	855
J	16.89	855	0.665	855
K	11.18	12.19	0.440	0.480
L	3.81	4.19	0.150	0.165
M	—	26.87	—	1.060
N	4.83	5.53	0.190	0.215
O	3.81	4.19	0.150	0.165

### CASE 1-05

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	MJ10024 MJ10025 $V_{CEO(sus)}$	750 850	— —	— —	Vdc
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEV}$	— —	— —	0.25 5.0	mAdc
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEV}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	5.0	mAdc
Emitter Cutoff Current ( $V_{EB} = 2.0\text{ V}$ , $I_C = 0$ )	$I_{EBO}$	—	—	175	mAdc

**SECOND BREAKDOWN**

Second Breakdown Collector Current with base forward biased	$I_{S/b}$		See Figure 14		
Clamped Inductive SOA with base reverse biased	RBSOA		See Figure 15		

**ON CHARACTERISTICS (1)**

DC Current Gain ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 5.0\text{ V}$ )	$h_{FE}$	50	—	600	—
Collector-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 20\text{ Adc}$ , $I_B = 5.0\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	2.2 5.0 2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	2.5 2.5	Vdc
Diode Forward Voltage ( $I_F = 10\text{ Adc}$ )	$V_f$	—	1.25	4.0	Vdc

**DYNAMIC CHARACTERISTICS**

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	110	—	500	pF
--	----------	-----	---	-----	----

**SWITCHING CHARACTERISTICS**

Resistive Load (Table 1)						
Delay Time	$(V_{CC} = 250 \text{ Vdc}, I_C = 10 \text{ A}, I_{B1} = 1.0 \text{ Adc},$ $V_{BE(off)} = 5.0 \text{ V}, t_p = 50 \mu\text{s},$ Duty Cycle $\leq 2.0\%$ )	$t_d$	—	0.03	0.3	$\mu\text{s}$
Rise Time		$t_r$	—	0.6	1.8	
Storage Time		$t_s$	—	2.0	5.0	
Fall Time		$t_f$	—	0.6	1.8	
Inductive Load, Clamped (Table 1)						
Storage Time	$(I_{CM} = 10 \text{ A}, V_{CEM} = 250 \text{ V}, I_{B1} = 1.0 \text{ A},$ $V_{BE(off)} = 5 \text{ V}, T_C = 100^\circ\text{C})$	$t_{sv}$	—	2.9	7.0	$\mu\text{s}$
Crossover Time		$t_c$	—	1.0	3.3	
Storage Time	$(I_{CM} = 10 \text{ A}, V_{CEM} = 250 \text{ V}, I_{B1} = 1.0 \text{ A},$ $R_{BE} = 24 \Omega, T_C = 100^\circ\text{C})$	$t_{sv}$	—	21	50	$\mu\text{s}$
Crossover Time		$t_c$	—	9.0	25	
Storage Time	$(I_{CM} = 10 \text{ A}, V_{CEM} = 250 \text{ V}, V_{BE(off)} = 5.0 \text{ V},$ $I_{B1}$ Baker Clamped [1 Ampere Source], $T_C = 100^\circ\text{C})$	$t_{sv}$	—	2.2	—	$\mu\text{s}$
Crossover Time		$t_c$	—	0.5	—	

(1) Pulse Test:  $PW = 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$



FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER SATURATION VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION








FIGURE 6 —  $C_{ob}$  OUTPUT CAPACITANCE

TABLE 1 — TEST CONDITIONS FOR DYNAMIC PERFORMANCE

INPUT CONDITIONS	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
$V_{CE(sus)}$  PW Varied to Attain $I_C = 100 \text{ mA}$	 Adjust $R_1$ to obtain a forced $h_{FE} = 10$ Pulse Width adjusted to obtain specified $I_C$ (Resistive Switching) Pulse Width = 25 µs Duty Cycle $\leq 3\%$	 TURN ON TIME $I_{B1}$ adjusted to obtain the forced $h_{FE}$ desired TURN-OFF TIME Use inductive switching circuit as the input to the resistive test circuit
Circuit Values $L_{coil} = 10 \text{ mH}$ $V_{CC} = 10 \text{ V}$ $R_{coil} = 0.7 \Omega$ $V_{clamp} = V_{CE(sus)}$	Circuit Values $L_{coil} = 180 \mu\text{H}$ $R_{coil} = 0.06 \Omega$ $V_{CC} = 20 \text{ V}$ Q1 2N2907 Q5 MJE1502B Q2 2N2222 D1 1N914 Q3 2N3762 D2 1N914 Q4 MJE15029 D3 1N914	Circuit Values $V_{CC} = 250 \text{ V}$ $R_L = 25 \Omega$ Pulse Width = 25 µs
TEST CIRCUITS	INDUCTIVE TEST CIRCUIT	RESISTIVE TEST CIRCUIT
	 See Above for Detailed Conditions $R_{coil}$ $L_{coil}$ $V_{CC}$ $V_{clamp}$ $R_{S1}$ $0.1 \Omega$	 TWT Input See Above for Detailed Conditions $R_L$ $V_{CC}$ $V_{clamp}$ Test Equipment Scope — Tektronix 475 or Equivalent

\*Adjust —  $V$  such that  $V_{BE(off)} = 5 \text{ V}$  except as required for RBSOA (Figure 14).

FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 9 — TYPICAL INDUCTIVE SWITCHING TIMES




FIGURE 8 — TYPICAL PEAK REVERSE BASE CURRENT





FIGURE 10 — TYPICAL INDUCTIVE SWITCHING TIMES



## SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{SV}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{CEM}$

$t_{rV}$  = Voltage Rise Time, 10–90%  $V_{CEM}$

$t_{fI}$  = Current Fall Time, 90–10%  $I_{CM}$

$t_{tI}$  = Current Tail, 10–2%  $I_{CM}$

$t_c$  = Crossover Time, 10%  $V_{CEM}$  to 10%  $I_{CM}$

An enlarged portion of the inductive switching waveform is shown in Figure 7 to aid on the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A:

$$P_{SWT} = 1/2 V_{CC} I_C t_c f$$

In general,  $t_{rV} + t_{fI} \approx t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{SV}$ ) which are guaranteed at 100°C.

FIGURE 11 — TYPICAL TURN-ON SWITCHING TIMES




FIGURE 12 — TYPICAL TURN-OFF SWITCHING TIMES





FIGURE 13 — THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 14 and 15 are specified for these devices under the test conditions shown.

FIGURE 14 — MAXIMUM FORWARD BIAS  
SAFE OPERATING AREA





FIGURE 15 — MAXIMUM RBSOA, REVERSE BIAS  
SAFE OPERATING AREA



## SAFE OPERATING AREA INFORMATION

### FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 14 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(\text{pk})$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 14 may be found at any case temperature by using the appropriate curve on Figure 16.

$T_J(\text{pk})$  may be calculated from the data in Figure 13. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

### REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 15 gives the RBSOA characteristics.

FIGURE 16 — POWER DERATING






## Designer's Data Sheet

### 25 kVA ENERGY MANAGEMENT SERIES SWITCHMODE DARLINGTON TRANSISTORS 25, 50 and 100 Ampere Operating Current

These Darlington transistors are designed for industrial service under practical operating environments requiring fast switching speed for highly efficient systems operating at high frequency such as inverters, PWM controllers and other high frequency systems operating from 120, 230 and 460 V lines.



\*Emitter-Collector Diode is a fast recovery high power diode.

Note: The 8 ohm resistor is not included in the MJ10044 and MJ10047.

### MAXIMUM RATINGS

Mechanical Ratings			
	Rating	Value	Unit
Mounting Torque (To heat sink with 6-32 Screw) (Note 1)		8.0	in.-lb
Lead Torque (Lead to bus with 5 mm Screw) (Note 2)		20	in.-lb
Per Unit Weight		41	grams

### THERMAL CHARACTERISTICS

Thermal Resistance, Junction to Case, $R_{\theta JC}$	0.5	°C/W
---	-----	------

Mica Insulators available as separate items.

0.003" thick. Motorola Part Number 14CSB12387B003.


#### Notes:

1. A Belleville washer of 0.281" O.D., 0.138" I.D., 0.013" thick and 43 pounds flat is recommended.
2. The maximum penetration of the screw should be limited to 0.50".
3. To adapt the collector and emitter terminals to quick connect terminals, AMP 250 Series Faston tab P/N 61499-1 is suggested.
4. The mounting holes of this package are compatible with TO-204 (formerly TO-3) mounting holes.

**25, 50, and 100 AMPERE  
NPN SILICON  
POWER DARLINGTON  
TRANSISTOR  
250, 450 and 850 VOLTS  
250 WATTS**

### Designer's Data for "Worst-Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst-case" design.



#### NOTES:

1. DIMENSIONS A AND B ARE DATUMS AND T IS BOTH A DATUM SURFACE AND SEATING PLANE.
2. POSITIONAL TOLERANCE FOR MOUNTING HOLES:  
 $\pm 0.026 (0.010) \text{ T A } \text{B}$
3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1982.
4. CONTROLLING DIMENSION: INCH EXCEPT FOR METRICALLY THREADED INSERTS.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	39.11	40.13	1.540	1.580
B	33.93	34.95	1.336	1.376
C	—	20.32	—	0.800
D	0.68	0.83	0.027	0.033
E	8.30	8.81	0.327	0.347
F	—	4.44	—	0.175
G	29.67	30.48	1.168	1.200
H	5.08	5.33	0.200	0.210
J	0.93	1.09	0.037	0.043
K	—	25.40	—	1.000
L	2.92	3.30	0.115	0.130
N	17.14	17.39	0.675	0.685
Q	3.73	3.88	0.147	0.153
R	10.41	10.79	0.410	0.425
S	5.84	6.35	0.230	0.250
U	M5	8	(METRIC THRD)	
V	1.27	1.52	0.050	0.060
W	4.69	4.89	0.185	0.191
X	30.15	30.48	1.187	1.200

CASE 353-01



**MAXIMUM RATINGS** (Continued) ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Rating	Symbol	MJ10041	MJ10044	MJ10047	Unit
Collector-Emitter Voltage ( $I_B = 0$ )	$V_{CEO}$	850	450	250	Vdc
Collector-Emitter Voltage ( $R_{BE} = 10\ \Omega$ )	$V_{CER}$	900	500	300	Vdc
Collector-Base Voltage	$V_{CB}$	900	500	300	Vdc
Emitter-Base Voltage	$V_{EB}$	8.0			Vdc
Collector Current — Operating ( $T_C = 115^\circ\text{C}$ ) ( $T_C = 85^\circ\text{C}$ ) ( $T_C = 85^\circ\text{C}$ )	$I_{C(op)}$	25 — —	— 50 —	— — 100*	A
Collector Current — Continuous — Peak Repetitive — Peak Nonrepetitive	$I_C$	37.5 75 125	75 150 250	100 300 500	A
Base Current — Continuous — Peak Nonrepetitive	$I_B$	25 50			A
Total Device Dissipation Derate above $T_C = 25^\circ\text{C}$ For 1-minute overload	$P_D$	250 2.0 333			Watts W/°C Watts
Operating Junction and Storage Temperature Range For 1-minute overload	$T_J, T_{stg}$	-55 to +150 -55 to 200			°C

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 125\ \text{mA}$ )	$V_{CEO(sus)}$	850 450 250	— — —	Vdc
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CB}, V_{BE(off)} = 1.5\ \text{Vdc}$ ) ( $V_{CE} = \text{Rated } V_{CB}, V_{BE(off)} = 1.5\ \text{Vdc}, T_C = 150^\circ\text{C}$ )	$I_{CEV}$	— —	2.0 10	mA
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CER}, R_{BE} = 10\ \Omega, T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	10	mA
Emitter Cutoff Current ( $V_{EB} = 4.0\ \text{Vdc}, I_C = 0$ )	$I_{EBO}$	— —	500 2.5	mA

**SAFE OPERATING AREA**

Second Breakdown Collector Current with Base Forward-Biased	FBSOA	See Figures 32, 34 & 36
Clamped Inductive SOA with Base Reverse-Biased	RBSOA	See Figures 33, 35 & 37
Overload Safe Operating Area	OLSOA	See Figures 38, 39, 40, 41, 42 & 43

**DYNAMIC CHARACTERISTICS**

Output Capacitance ( $V_{CB} = 10\ \text{Vdc}, I_E = 0, f_{test} = 1.0\ \text{kHz}$ )	$C_{ob}$	—	2000	pF
--	----------	---	------	----

(1) Pulse Test, Pulse width of 300  $\mu\text{s}$ , duty cycle  $\leq 2.0\%$ .

\*This rating is with a 50% duty cycle, and is limited by power dissipation. Higher operating currents are allowable at lower duty cycles.



**ELECTRICAL CHARACTERISTICS** (Continued) ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
<b>ON CHARACTERISTICS (1)</b>				
<b>MJ10041</b>				
DC Current Gain ( $I_C = 25\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ ) ( $I_C = 25\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ )	$h_{FE}$	25 40	— —	
Collector-Emitter Saturation Voltage ( $I_C = 25\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ ) ( $I_C = 37.5\text{ Adc}$ , $I_B = 7.5\text{ Adc}$ ) ( $I_C = 25\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	2.0 5.0 2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 25\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ ) ( $I_C = 25\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	3.0 3.0	Vdc
<b>MJ10044</b>				
DC Current Gain ( $I_C = 50\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ ) ( $I_C = 50\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ )	$h_{FE}$	50 60	— —	
Collector-Emitter Saturation Voltage ( $I_C = 50\text{ Adc}$ , $I_B = 1.67\text{ Adc}$ ) ( $I_C = 75\text{ Adc}$ , $I_B = 6.0\text{ Adc}$ ) ( $I_C = 50\text{ Adc}$ , $I_B = 1.67\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	2.0 3.3 2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 50\text{ Adc}$ , $I_B = 1.67\text{ Adc}$ ) ( $I_C = 50\text{ Adc}$ , $I_B = 1.67\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	3.0 3.0	Vdc
<b>MJ10047</b>				
DC Current Gain ( $I_C = 100\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ ) ( $I_C = 100\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ )	$h_{FE}$	75 90	— —	
Collector-Emitter Saturation Voltage ( $I_C = 100\text{ Adc}$ , $I_B = 2.75\text{ Adc}$ ) ( $I_C = 100\text{ Adc}$ , $I_B = 2.75\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— —	2.0 2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 100\text{ Adc}$ , $I_B = 2.75\text{ Adc}$ ) ( $I_C = 100\text{ Adc}$ , $I_B = 2.75\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	3.5 3.5	Vdc

(1) Pulse Test: Pulse width of 300  $\mu\text{s}$ , duty cycle  $\leq 2.0\%$ .**ELECTRICAL CHARACTERISTICS** (Continued) ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic		Symbol	Min	Typ	Max	Unit	
SWITCHING CHARACTERISTICS							
MJ10041							
Resistive Load							
Delay Time	$V_{CC} = 300\text{ Vdc}$ , $I_C = 25\text{ A}$ , $I_{B1} = 2.5\text{ A}$ , $V_{BE(Off)} = 5.0\text{ V}$ , $t_p = 50\text{ }\mu\text{s}$ , Duty Cycle $\leq 2.0\%$	$t_d$	—	0.03	0.25	$\mu\text{s}$	
Rise Time		$t_r$	—	1.2	5.0		
Storage Time		$t_s$	—	3.3	10		
Fall Time		$t_f$	—	1.5	5.0		
Inductive Load, Clamped							
Storage Time	$I_{CM} = 25\text{ A}$ , $V_{CEM} = 300\text{ V}$ , $V_{BE(Off)} = 5.0\text{ V}$ , $I_{B1} = 2.5\text{ A}$	$T_J = 100^\circ\text{C}$	$t_{sv}$	—	5.0	$\mu\text{s}$	
Crossover Time			$t_c$	—	3.0		10
Storage Time		$T_J = 25^\circ\text{C}$	$t_{sv}$	—	3.5		10
Crossover Time			$t_c$	—	1.5		5.0

**ELECTRICAL CHARACTERISTICS** (Continued) ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic		Symbol	Min	Typ	Max	Unit
SWITCHING CHARACTERISTICS						
MJ10044						
Resistive Load						
Delay Time	(V <sub>CC</sub> = 250 Vdc, I <sub>C</sub> = 50 A, I <sub>B1</sub> = 1.67 A, V <sub>BE(Off)</sub> = 5.0 V, t <sub>p</sub> = 50 μs, Duty Cycle ≤ 2.0%)	t <sub>d</sub>	—	0.03	0.25	μs
Rise Time		t <sub>r</sub>	—	0.9	3.0	
Storage Time		t <sub>s</sub>	—	1.5	3.8	
Fall Time		t <sub>f</sub>	—	0.4	1.3	
Inductive Load, Clamped						
Storage Time	(I <sub>CM</sub> = 50 A, V <sub>CEM</sub> = 250 V, V <sub>BE(Off)</sub> = 5.0 V, I <sub>B1</sub> = 1.67 A)	T <sub>J</sub> = 100°C	t <sub>sv</sub>	—	2.5	μs
Crossover Time		t <sub>c</sub>	—	0.8	3.0	
Storage Time	T <sub>J</sub> = 25°C	t <sub>sv</sub>	—	1.5	3.8	
Crossover Time	t <sub>c</sub>	—	0.5	1.5		
MJ10047						
Resistive Load						
Delay Time	(V <sub>CC</sub> = 150 Vdc, I <sub>C</sub> = 100 A, I <sub>B1</sub> = 2.75 A, V <sub>BE(Off)</sub> = 5.0 V, t <sub>p</sub> = 50 μs, Duty Cycle ≤ 2.0%)	t <sub>d</sub>	—	0.035	0.25	μs
Rise Time		t <sub>r</sub>	—	1.2	4.0	
Storage Time		t <sub>s</sub>	—	1.4	4.0	
Fall Time		t <sub>f</sub>	—	0.25	1.0	
Inductive Load, Clamped						
Storage Time	(I <sub>CM</sub> = 100 A, V <sub>CEM</sub> = 150 V, V <sub>BE(Off)</sub> = 5.0 V, I <sub>B1</sub> = 2.75 A)	T <sub>J</sub> = 100°C	t <sub>sv</sub>	—	2.8	μs
Crossover Time		t <sub>c</sub>	—	1.4	4.0	
Storage Time	T <sub>J</sub> = 25°C	t <sub>sv</sub>	—	2.2	6.5	
Crossover Time	t <sub>c</sub>	—	1.0	3.0		
C-E DIODE CHARACTERISTICS						
Power Dissipation (I <sub>B</sub> = 0)		P <sub>D</sub>	—	—	125	W
Single Cycle Surge Current (60 Hz)		I <sub>FSM</sub>	—	—	250	Apk
Forward Voltage (1)		V <sub>F</sub>				Vdc
(I <sub>F</sub> = 25 Adc)	MJ10041		—	2.7	5.0	
(I <sub>F</sub> = 50 Adc)	MJ10044		—	1.7	5.0	
(I <sub>F</sub> = 100 Adc)	MJ10047		—	2.5	5.0	
Reverse Recovery Time		t <sub>rr</sub>				μs
(I <sub>F</sub> = 25 Adc, di/dt = 25 A/μs)	MJ10041		—	0.2	1.0	
(I <sub>F</sub> = 50 Adc, di/dt = 50 A/μs)	MJ10044		—	0.4	1.0	
(I <sub>F</sub> = 100 Adc, di/dt = 100 A/μs)	MJ10047		—	0.4	1.0	
Reverse Recovery Current		I <sub>RM(rec)</sub>				A
(I <sub>F</sub> = 25 A, di/dt = 25 A/μs)	MJ10041		—	3.5	12.5	
(I <sub>F</sub> = 50 A, di/dt = 50 A/μs)	MJ10044		—	10	25	
(I <sub>F</sub> = 100 A, di/dt = 100 A/μs)	MJ10047		—	25	50	
Forward Turn-On Time (Compliance Voltage = 250 V)		t <sub>on</sub>				μs
(I <sub>F</sub> = 25 Adc)	MJ10041		—	0.1	1.0	
(I <sub>F</sub> = 50 Adc)	MJ10044		—	0.1	0.5	
(I <sub>F</sub> = 100 Adc)	MJ10047		—	0.4	1.0	

(1) Pulse Test: Pulse width of 300  $\mu\text{s}$ , duty cycle  $\leq 2.0\%$ .

## TYPICAL ELECTRICAL CHARACTERISTICS

MJ10041

FIGURE 1 — DC CURRENT GAIN





FIGURE 2 — DC CURRENT GAIN



MJ10044

FIGURE 3 — DC CURRENT GAIN





FIGURE 4 — DC CURRENT GAIN



MJ10047

FIGURE 5 — DC CURRENT GAIN





FIGURE 6 — DC CURRENT GAIN



TYPICAL ELECTRICAL CHARACTERISTICS (continued)

MJ10041

FIGURE 7 — DC CURRENT GAIN





FIGURE 8 — COLLECTOR SATURATION VOLTAGE



MJ10044

FIGURE 9 — DC CURRENT GAIN





FIGURE 10 — COLLECTOR SATURATION REGION



MJ10047

FIGURE 11 — DC CURRENT GAIN





FIGURE 12 — COLLECTOR SATURATION REGION



## TYPICAL ELECTRICAL CHARACTERISTICS (continued)

MJ10041

FIGURE 13 — BASE-EMITTER SATURATION VOLTAGE





FIGURE 14 — PEAK REVERSE BASE CURRENT



MJ10044

FIGURE 15 — BASE-EMITTER SATURATION VOLTAGE





FIGURE 16 — PEAK REVERSE BASE CURRENT



MJ10047

FIGURE 17 — BASE-EMITTER SATURATION VOLTAGE





FIGURE 18 — PEAK REVERSE BASE CURRENT



TYPICAL ELECTRICAL CHARACTERISTICS (continued)

MJ10041

FIGURE 19 — TYPICAL INDUCTIVE SWITCHING TIMES





FIGURE 20 — TYPICAL TURN-ON SWITCHING TIMES



MJ10044

FIGURE 21 — TYPICAL INDUCTIVE SWITCHING TIMES





FIGURE 22 — TYPICAL TURN-ON SWITCHING TIMES



MJ10047

FIGURE 23 — TYPICAL INDUCTIVE SWITCHING TIMES





FIGURE 24 — TYPICAL TURN-ON SWITCHING TIMES





## TYPICAL ELECTRICAL CHARACTERISTICS (continued)





FIGURE 25 — TYPICAL TURN-OFF SWITCHING TIMES  
MJ10041FIGURE 27 — TYPICAL TURN-OFF SWITCHING TIMES  
MJ10044FIGURE 29 — TYPICAL TURN-OFF SWITCHING TIMES  
MJ10047FIGURE 26 — EMITTER-COLLECTOR DIODE  
FORWARD VOLTAGE

FIGURE 28 — POWER DERATING










TABLE 1 — TEST CONDITIONS FOR DYNAMIC PERFORMANCE

PAGE 1—TEST CONDITIONS FOR DYNAMIC PERFORMANCE			
INPUT CONDITIONS	VCEO(μs)	DRIVER SCHEMATIC	RESISTIVE SWITCHING
	 <p>PW varied to Attain <math>I_C = 125</math> mA</p>	<p>For inductive loads pulse width is adjusted to obtain specified <math>I_C</math></p> 	<p>TURN ON TIME</p>  <p>Adjust <math>I_B</math> to obtain desired <math>I_C</math></p> <p>TURN-OFF TIME</p> <p>Use inductive switching circuit as the input to the resistive test circuit.</p>
CIRCUIT VALUES	$L_{coil} = 10$ mH $V_{CC} = 10$ V $R_{coil} = 0.7$ Ω $V_{clamp} = V_{CEO}(\mu s)$	$L_{coil} = 5.0$ μH $V_{CC} = 20$ V	$V_{CC} = 150$ to $300$ V Pulse Width = $50$ μs Adjust $R_L$ for $I_{CM}$
TEST CIRCUITS	INDUCTIVE TEST CIRCUIT		RESISTIVE TEST CIRCUIT
	 <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p> 	<p><math>t_1</math> Adjusted to Obtain <math>I_C</math></p> $t_1 = \frac{L_{coil} (V_{CC})}{V_{CEM}}$ $t_2 = \frac{L_{coil} (I_{CM})}{V_{clamp}}$ <p>Test Equipment Scope — Tektronix 475 or Equivalent</p> 

\*Adjust — V such that  $V_{BE(off)} = 5.0$  V except as required for RBSOA

### SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCH-MODE power supplies and motor controls, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{SV}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%

 $V_{CEM}$ 

$t_{rv}$  = Voltage Rise Time, 10–90%  $V_{CEM}$

 $t_{fi}$  = Current Fall Time, 90–10%  $I_{CM}$  $t_{ti}$  = Current Tail, 10–2%  $I_{CM}$ 
$$t_c = \text{Crossover Time, } 10\% V_{CEM} \text{ to } 10\% I_{CM}$$

An enlarged portion of the inductive switching wave-

form is shown in Figure 30 to aid on the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A:

$$P_{SWT} = \frac{1}{2} V_{CC} I_C (t_c) f$$

In general,  $t_{rv} + t_{fi} \approx t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user-oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{sv}$ ) which are guaranteed at 100°C.







FIGURE 31 — THERMAL RESPONSE





## SAFE OPERATING AREA INFORMATION



MJ10041

FIGURE 32 — MAXIMUM RATED FORWARD-BIAS  
SAFE OPERATING AREA (FBSOA)FIGURE 33 — MAXIMUM RATED REVERSE-BIAS  
SAFE OPERATING AREA (RBSOA)

MJ10044

FIGURE 34 — MAXIMUM RATED FORWARD-BIAS  
SAFE OPERATING AREA (FBSOA)FIGURE 35 — MAXIMUM RATED REVERSE-BIAS  
SAFE OPERATING AREA (RBSOA)

MJ10047

FIGURE 36 — MAXIMUM RATED FORWARD-BIAS  
SAFE OPERATING AREA (FBSOA)FIGURE 37 — MAXIMUM RATED REVERSE-BIAS  
SAFE OPERATING AREA (RBSOA)

OVERLOAD CHARACTERISTICS

MJ10041

FIGURE 38 — OVERLOAD SAFE OPERATING AREA  
TYPE I (OLSOA)





FIGURE 39 — OVERLOAD SAFE OPERATING AREA  
TYPE II (OLSOA)



MJ10044

FIGURE 40 — OVERLOAD SAFE OPERATING AREA  
TYPE I (OLSOA)





FIGURE 41 — OVERLOAD SAFE OPERATING AREA  
TYPE II (OLSOA)



MJ10047

FIGURE 42 — OVERLOAD SAFE OPERATING AREA  
TYPE I (OLSOA)





FIGURE 43 — OVERLOAD SAFE OPERATING AREA  
TYPE II (OLSOA)



## SAFE OPERATING AREA INFORMATION

## FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 32, 34, and 36 are based on  $T_C = 25^\circ\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on these figures may be found at any case temperature by using the appropriate curve on Figure 28.

$T_J(pk)$  may be calculated from the data in Figure 31. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse-biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse-Bias Safe Operating Area and represents the voltage-current condition allowable during reverse-biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figures 33, 35 and 37 give the RBSOA characteristics.

## OVERLOAD SAFE OPERATING AREA

The forward-bias safe operating area (FBSOA) specification given in these figures adequately describes transistor capability for normal repetitive operation. When short circuit or fault conditions occur, these transistor specifications are not always adequate. A specification called overload safe operating area (OLSOA) has been developed to describe the transistor's ability to survive under fault conditions. OLSOA is specified under two types of conditions.

## TYPE I OLSOA

Type I OLSOA applies when maximum collector current is limited and known. A good example is a circuit where an inductor is inserted between the transistor and the bus, which limits the rate of rise of collector current to a known value. If the transistor is then turned off within a specified amount of time, the magnitude of collector current is also known. Figures 38, 40 and 42 depict the Type I OLSOA rating for these devices. Maximum allowable collector-emitter voltage versus collector

current is plotted for several pulse widths. (Pulse width is defined as the time lag between the fault condition and the removal of base drive.) Storage time of the transistor has been factored into the curve. Therefore, with bus voltage and maximum collector current known, these figures define the maximum time which can be allowed for fault detection and shutdown of base drive.

Type I OLSOA is measured in a common-base circuit (Figure 44) which allows precise definition of collector-emitter voltage and collector current. This is the same circuit that is used to measure forward-bias safe operating area.

## TYPE II OLSOA

Type II OLSOA applies when maximum collector current is not limited by circuit design, but is limited only by the gain of the transistor. Therefore, collector current does not appear on the Type II OLSOA curve. This curve defines a safe region of operation from the information that is usually available to the designer.

This information is normally base drive, bus voltage and time. In terms of the OLSOA curve, bus voltage is assumed to be worst-case collector-emitter voltage, and time is defined to be the same pulse width that was described for Type I OLSOA. Using these variables, maximum collector-emitter voltage versus base drive is plotted for several values of pulse width. A safe region of operation is thus determined by the circuit parameters. Type II OLSOA, as shown in Figures 39, 41 and 43 are measured in the circuit shown in Figure 45, and measurement is made as follows: Base current is applied while the collector is open, allowing a highly overdriven saturated condition. Next, a stiff voltage source is applied to the collector. The rising voltage at the collector of the transistor triggers a delay function. At the end of this delay, base drive is removed. The delay time is the variable on the Type II OLSOA curve. The storage time of the transistor is thereby factored into the rating.

There are several additional aspects to be considered regarding OLSOA. The first consideration is that OLSOA is strictly a NON-REPETITIVE rating. It is intended to describe the survivability of the transistor during an accidental overload and is not intended to describe a stress level which can be sustained indefinitely. The number of nonrepetitive faults for which OLSOA is defined for these devices is 100 occurrences. Another factor is the form of turn-off bias. For these devices, turn-off bias has relatively little effect on its OLSOA capability. This observation is valid from  $I_{B2} = 0$  (soft) to  $V_{BE(off)} = 5.0\text{ V}$  (stiff).

OLSOA is subject to the same derating with temperature as normal FBSOA. The second breakdown derating curve is applied to the allowable current at any given voltage, using the same procedure that is followed with pulsed FBSOA.







**MJ10042**  
**MJ10045**  
**MJ10048**






**MOTOROLA**

**1.3**

## Designer's Data Sheet

### 25 KVA ENERGY MANAGEMENT SERIES SWITCHMODE DARLINGTON TRANSISTORS 25, 50 and 100 Ampere Operating Current

These Darlington transistors are designed for industrial service under practical operating environments found in switching high power inductive loads off 120, 230 and 460 Volt lines.



\*Emitter-Collector Diode is a high power diode.

#### MAXIMUM RATINGS

##### Mechanical Ratings

Rating	Value	Unit
Mounting Torque (To heat sink with 6-32 Screw) (Note 1)	8.0	in.-lb
Lead Torque (Lead to bus with 5 mm Screw) (Note 2)	20	in.-lb
Per Unit Weight	41	grams

##### THERMAL CHARACTERISTICS

Thermal Resistance, Junction to Case, $R_{\theta JC}$	0.5	°C/W
---	-----	------

Mica Insulators available as separate items.

0.003" thick. Motorola Part Number 14CSB12387B003.


#### Notes:

1. A Belleville washer of 0.281" O.D., 0.138" I.D., 0.013" thick and 43 pounds flat is recommended.
2. The maximum penetration of the screw should be limited to 0.50".
3. To adapt the collector and emitter terminals to quick connect terminals, AMP 250 Series Faston tab P/N 61499-1 is suggested.
4. The mounting holes of this package are compatible with TO-204 (formerly TO-3) mounting holes.

**25, 50, and 100 AMPERE  
 NPN SILICON  
 POWER DARLINGTON  
 TRANSISTOR  
 250, 450 and 850 VOLTS  
 250 WATTS**

#### Designer's Data for "Worst-Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data—representing device characteristics boundaries—are given to facilitate "worst-case" design.



#### NOTES:

1. DIMENSIONS A AND B ARE DATUMS AND T IS BOTH A DATUM SURFACE AND SEATING PLANE.
2. POSITIONAL TOLERANCE FOR MOUNTING HOLES:  
 $\pm 0.025 (0.010) \text{ (T)} \text{ (A)} \text{ (B)} \text{ (C)}$
3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1982.
4. CONTROLLING DIMENSION: INCH EXCEPT FOR METRICALLY THREADED INSERTS.

DIM	MIN	MAX	MIN	MAX
A	39.11	40.13	1.543	1.580
B	33.93	34.95	1.336	1.378
C	—	20.32	—	0.800
D	0.68	0.83	0.027	0.033
E	8.30	8.81	0.327	0.347
F	—	4.44	—	0.175
G	29.67 BSC	—	1.168 BSC	—
H	5.08 BSC	—	0.200 BSC	—
J	0.93	1.09	0.037	0.043
K	—	25.40	—	1.000
L	2.92	3.30	0.115	0.130
N	17.14	17.39	0.675	0.688
Q	3.73	3.88	0.147	0.153
R	10.41	10.79	0.410	0.425
S	5.94	5.35	0.230	0.210
U	M5 B (METRIC THRD)	—	—	—
V	1.27	1.52	0.050	0.060
W	4.68	4.85	0.185	0.191
X	39.15 BSC	—	1.167 BSC	—

CASE 353-01

## MJ10042, MJ10045, MJ10048

MAXIMUM RATINGS (Continued) ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Rating	Symbol	MJ10042	MJ10045	MJ10048	Unit
Collector-Emitter Voltage ( $I_B = 0$ )	$V_{CE0}$	850	450	250	Vdc
Collector-Emitter Voltage ( $R_{BE} = 10\ \Omega$ )	$V_{CER}$	900	500	300	Vdc
Collector-Base Voltage	$V_{CB}$	900	500	300	Vdc
Emitter-Base Voltage	$V_{EB}$	8.0			Vdc
Collector Current — Operating ( $T_C = 115^\circ\text{C}$ ) ( $T_C = 85^\circ\text{C}$ ) ( $T_C = 85^\circ\text{C}$ )	$I_{C(op)}$	25 — —	— 50 —	— — 100*	A
Collector Current — Continuous — Peak Repetitive — Peak Nonrepetitive	$I_C$	37.5 75 125	75 150 250	100 300 500	A
Base Current — Continuous — Peak Nonrepetitive	$I_B$	25 50			A
Total Device Dissipation Derate above $T_C = 25^\circ\text{C}$ For 1-minute overload	$P_D$	250 2.0 333			Watts W/ $^\circ\text{C}$ Watts
Operating Junction and Storage Temperature Range For 1-minute overload	$T_J, T_{stg}$	-55 to +150 -55 to 200			$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 125\ \text{mA}$ )	$V_{CE0(sus)}$	850 450 250	— — —	Vdc
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CE}, V_{BE(off)} = 1.5\ \text{Vdc}$ ) ( $V_{CE} = \text{Rated } V_{CE}, V_{BE(off)} = 1.5\ \text{Vdc}, T_C = 150^\circ\text{C}$ )	$I_{CEV}$	— —	2.0 10	mA
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CER}, R_{BE} = 10\ \Omega, T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	10	mA
Emitter Cutoff Current ( $V_{EB} = 4.0\ \text{Vdc}, I_C = 0$ )	$I_{EBO}$	—	350	mA

## SAFE OPERATING AREA

Second Breakdown Collector Current with Base Forward-Biased	FBSOA	See Figures 32, 34 & 36
Clamped Inductive SOA with Base Reverse-Biased	RBSOA	See Figures 33, 35 & 37
Overload Safe Operating Area	OLSOA	See Figures 38, 39, 40, 41, 42 & 43

## DYNAMIC CHARACTERISTICS

Output Capacitance ( $V_{CB} = 10\ \text{Vdc}, I_C = 0, f_{test} = 1.0\ \text{kHz}$ )	$C_{ob}$	—	2000	pF
--	----------	---	------	----

(1) Pulse Test. Pulse width of 300  $\mu\text{s}$ , duty cycle  $\leq 2.0\%$ .

\* This rating is with a 50% duty cycle, and is limited by power dissipation. Higher operating currents are allowable at lower duty cycles.

ELECTRICAL CHARACTERISTICS (Continued) ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>ON CHARACTERISTICS (1)</b>				
<b>MJ10042</b>				
DC Current Gain ( $I_C = 25\text{ A dc}$ , $V_{CE} = 5.0\text{ V dc}$ ) ( $I_C = 25\text{ A dc}$ , $V_{CE} = 10\text{ V dc}$ )	$h_{FE}$	35 40	— —	
Collector-Emitter Saturation Voltage ( $I_C = 25\text{ A dc}$ , $I_B = 2.0\text{ A dc}$ ) ( $I_C = 37.5\text{ A dc}$ , $I_B = 7.5\text{ A dc}$ ) ( $I_C = 25\text{ A dc}$ , $I_B = 2.0\text{ A dc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	2.0 5.0 2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 25\text{ A dc}$ , $I_B = 2.0\text{ A dc}$ ) ( $I_C = 25\text{ A dc}$ , $I_B = 2.0\text{ A dc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	3.0 3.0	Vdc
<b>MJ10045</b>				
DC Current Gain ( $I_C = 50\text{ A dc}$ , $V_{CE} = 5.0\text{ V dc}$ ) ( $I_C = 50\text{ A dc}$ , $V_{CE} = 10\text{ V dc}$ )	$h_{FE}$	50 60	— —	
Collector-Emitter Saturation Voltage ( $I_C = 50\text{ A dc}$ , $I_B = 1.67\text{ A dc}$ ) ( $I_C = 75\text{ A dc}$ , $I_B = 6.0\text{ A dc}$ ) ( $I_C = 50\text{ A dc}$ , $I_B = 1.67\text{ A dc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	2.0 3.3 2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 50\text{ A dc}$ , $I_B = 1.67\text{ A dc}$ ) ( $I_C = 50\text{ A dc}$ , $I_B = 1.67\text{ A dc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	3.0 3.0	Vdc
<b>MJ10048</b>				
DC Current Gain ( $I_C = 100\text{ A dc}$ , $V_{CE} = 5.0\text{ V dc}$ ) ( $I_C = 100\text{ A dc}$ , $V_{CE} = 10\text{ V dc}$ )	$h_{FE}$	75 90	— —	
Collector-Emitter Saturation Voltage ( $I_C = 100\text{ A dc}$ , $I_B = 2.75\text{ A dc}$ ) ( $I_C = 100\text{ A dc}$ , $I_B = 2.75\text{ A dc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— —	2.0 2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 100\text{ A dc}$ , $I_B = 2.75\text{ A dc}$ ) ( $I_C = 100\text{ A dc}$ , $I_B = 2.75\text{ A dc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	3.0 3.0	Vdc

(1) Pulse Test: Pulse width of 300  $\mu\text{s}$ , duty cycle  $\leq 2.0\%$ .

ELECTRICAL CHARACTERISTICS (Continued) ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
SWITCHING CHARACTERISTICS					
MJ10042					
Resistive Load					
Delay Time	$(V_{CC} = 300\text{ Vdc}, I_C = 25\text{ A}, I_{B1} = 2.0\text{ A}, R_{BE} = 10\ \Omega, t_p = 50\ \mu\text{s}, \text{Duty Cycle} \leq 2.0\%)$	$t_d$	—	0.03	$\mu\text{s}$
Rise Time		$t_r$	—	1.2	
Storage Time		$t_s$	—	35	
Fall Time		$t_f$	—	8.5	
Inductive Load, Clamped					
Storage Time	$(I_{CM} = 25\text{ A}, V_{CEM} = 350\text{ V}, R_{BE} = 10\ \Omega, I_{B1} = 2.0\text{ A})$	$T_J = 100^\circ\text{C}$	$t_{sv}$	—	$\mu\text{s}$
Crossover Time		$T_J = 100^\circ\text{C}$	$t_c$	—	
Storage Time	$T_J = 25^\circ\text{C}$	$T_J = 25^\circ\text{C}$	$t_{sv}$	—	$\mu\text{s}$
Crossover Time		$T_J = 25^\circ\text{C}$	$t_c$	—	
MJ10045					
Resistive Load					
Delay Time	$(V_{CC} = 250\text{ Vdc}, I_C = 50\text{ A}, I_{B1} = 1.67\text{ A}, R_{BE} = 10\ \Omega, t_p = 50\ \mu\text{s}, \text{Duty Cycle} \leq 2.0\%)$	$t_d$	—	0.03	$\mu\text{s}$
Rise Time		$t_r$	—	0.9	
Storage Time		$t_s$	—	10	
Fall Time		$t_f$	—	3.0	
Inductive Load, Clamped					
Storage Time	$(I_{CM} = 50\text{ A}, V_{CEM} = 250\text{ V}, R_{BE} = 10\ \Omega, I_{B1} = 1.67\text{ A})$	$T_J = 100^\circ\text{C}$	$t_{sv}$	—	$\mu\text{s}$
Crossover Time		$T_J = 100^\circ\text{C}$	$t_c$	—	
Storage Time	$T_J = 25^\circ\text{C}$	$T_J = 25^\circ\text{C}$	$t_{sv}$	—	$\mu\text{s}$
Crossover Time		$T_J = 25^\circ\text{C}$	$t_c$	—	
MJ10048					
Resistive Load					
Delay Time	$(V_{CC} = 150\text{ Vdc}, I_C = 100\text{ A}, I_{B1} = 2.75\text{ A}, R_{BE} = 10\ \Omega, t_p = 50\ \mu\text{s}, \text{Duty Cycle} \leq 2.0\%)$	$t_d$	—	0.035	$\mu\text{s}$
Rise Time		$t_r$	—	1.2	
Storage Time		$t_s$	—	6.3	
Fall Time		$t_f$	—	2.5	
Inductive Load, Clamped					
Storage Time	$(I_{CM} = 100\text{ A}, V_{CEM} = 150\text{ V}, R_{BE} = 10\ \Omega, I_{B1} = 2.75\text{ A})$	$T_J = 100^\circ\text{C}$	$t_{sv}$	—	$\mu\text{s}$
Crossover Time		$T_J = 100^\circ\text{C}$	$t_c$	—	
Storage Time	$T_J = 25^\circ\text{C}$	$T_J = 25^\circ\text{C}$	$t_{sv}$	—	$\mu\text{s}$
Crossover Time		$T_J = 25^\circ\text{C}$	$t_c$	—	
C-E DIODE CHARACTERISTICS					
Power Dissipation ( $I_B = 0$ )	$P_D$	—	—	125	W
Single Cycle Surge Current (60 Hz)	$I_{FSM}$	—	—	250	Apk
Forward Voltage (1)	$V_F$	—	—	—	Vdc
( $I_F = 25\text{ Adc}$ )	MJ10042	—	—	1.5	
( $I_F = 50\text{ Adc}$ )	MJ10045	—	—	1.5	
( $I_F = 100\text{ Adc}$ )	MJ10048	—	—	2.0	
Reverse Recovery Time ( $d_i/d_f = 25\text{ A}/\mu\text{s}$ )	$t_{rr}$	—	—	—	$\mu\text{s}$
( $I_F = 25\text{ Adc}$ )	MJ10042	—	4.0	12	
( $I_F = 50\text{ Adc}$ )	MJ10045	—	3.3	10	
( $I_F = 100\text{ Adc}$ )	MJ10048	—	2.5	8.0	
Forward Turn-On Time (Compliance Voltage = 250 V)	$t_{on}$	—	—	—	$\mu\text{s}$
( $I_F = 25\text{ Adc}$ )	MJ10042	—	0.3	1.2	
( $I_F = 50\text{ Adc}$ )	MJ10045	—	0.3	1.0	
( $I_F = 100\text{ Adc}$ )	MJ10048	—	1.0	3.5	

(1) Pulse Test: Pulse width of 300  $\mu\text{s}$ , duty cycle  $\leq 2.0\%$ .

## TYPICAL ELECTRICAL CHARACTERISTICS

MJ10042

FIGURE 1 — DC CURRENT GAIN





FIGURE 2 — DC CURRENT GAIN



MJ10045

FIGURE 3 — DC CURRENT GAIN





FIGURE 4 — DC CURRENT GAIN



MJ10048

FIGURE 5 — DC CURRENT GAIN





FIGURE 6 — DC CURRENT GAIN



## TYPICAL ELECTRICAL CHARACTERISTICS (continued)

MJ10042

FIGURE 7 — DC CURRENT GAIN





FIGURE 8 — COLLECTOR SATURATION VOLTAGE



MJ10045

FIGURE 9 — DC CURRENT GAIN





FIGURE 10 — COLLECTOR SATURATION REGION



MJ10048

FIGURE 11 — DC CURRENT GAIN





FIGURE 12 — COLLECTOR SATURATION REGION





TYPICAL ELECTRICAL CHARACTERISTICS (continued)

MJ10042

FIGURE 13 — BASE-EMITTER SATURATION VOLTAGE





FIGURE 14 — TYPICAL PEAK REVERSE BASE CURRENT



MJ10045

FIGURE 15 — BASE-EMITTER SATURATION VOLTAGE





FIGURE 16 — TYPICAL PEAK REVERSE BASE CURRENT



MJ10048

FIGURE 17 — BASE-EMITTER SATURATION VOLTAGE





FIGURE 18 — TYPICAL PEAK REVERSE BASE CURRENT



TYPICAL ELECTRICAL CHARACTERISTICS (continued)

MJ10042

FIGURE 19 — TYPICAL INDUCTIVE SWITCHING TIMES





FIGURE 20 — TYPICAL TURN-ON SWITCHING TIMES



MJ10045

FIGURE 21 — TYPICAL INDUCTIVE SWITCHING TIMES





FIGURE 22 — TYPICAL TURN-ON SWITCHING TIMES



MJ10048

FIGURE 23 — TYPICAL INDUCTIVE SWITCHING TIMES





FIGURE 24 — TYPICAL TURN-ON SWITCHING TIMES



## TYPICAL ELECTRICAL CHARACTERISTICS (continued)




FIGURE 25 — TYPICAL TURN-OFF SWITCHING TIMES  
MJ10042FIGURE 26 — EMITTER-COLLECTOR DIODE  
FORWARD VOLTAGEFIGURE 27 — TYPICAL TURN-OFF SWITCHING TIMES  
MJ10045

FIGURE 28 — POWER DERATING



FIGURE 29 — TYPICAL TURN-OFF SWITCHING TIMES  
MJ10048

TABLE 1 — TEST CONDITIONS FOR DYNAMIC PERFORMANCE

V <sub>CE0</sub> (sus)		RBSOA AND INDUCTIVE SWITCHING		RESISTIVE SWITCHING
INPUT CONDITIONS		<b>DRIVER SCHEMATIC</b> For inductive loads pulse width is adjusted to obtain specified I <sub>C</sub> 		<b>TURN ON TIME</b> 
	PW varied to Attain I <sub>C</sub> = 125 mA			I <sub>B1</sub> adjusted to obtain the forced h <sub>FE</sub> desired
CIRCUIT VALUES	I <sub>CE0</sub> = 10 mH·V <sub>CE</sub> = 10 V R <sub>CE0</sub> = 0.7 Ω V <sub>CE0</sub> = V <sub>CE0(sus)</sub>	L <sub>coil</sub> = 50 μH V <sub>CE</sub> = 20 V		TURN OFF TIME Use inductive switching circuit as the input to the resistive test circuit
				V <sub>CE</sub> = 150 to 300 V Pulse Width = 50 μs Adjust R <sub>L</sub> for I <sub>CM</sub>
TEST CIRCUITS	<b>INDUCTIVE TEST CIRCUIT</b> 	<b>OUTPUT WAVEFORMS</b> 		<b>RESISTIVE TEST CIRCUIT</b> 
	See Above for Detailed Conditions	t <sub>1</sub> Adjusted to Obtain I <sub>C</sub> $t_1 \approx \frac{L_{coil} (I_{CM})}{V_{CE}}$ $t_2 \approx \frac{L_{coil} (I_{CM})}{V_{CE_{clamp}}}$ Test Equipment: Scope - Tektronix 475 or Equivalent		

\*Adjust — V such that V<sub>BE(off)</sub> = 5.0 V except as required for RBSOA

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and motor controls, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t<sub>SV</sub> = Voltage Storage Time, 90% I<sub>B1</sub> to 10% V<sub>CEM</sub>
- t<sub>rv</sub> = Voltage Rise Time, 10–90% V<sub>CEM</sub>
- t<sub>fi</sub> = Current Fall Time, 90–10% I<sub>CM</sub>
- t<sub>ti</sub> = Current Tail, 10–2% I<sub>CM</sub>
- t<sub>c</sub> = Crossover Time, 10% V<sub>CEM</sub> to 10% I<sub>CM</sub>

An enlarged portion of the inductive switching waveform

FIGURE 30 — INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 31 — THERMAL RESPONSE



## SAFE OPERATING AREA INFORMATION

## MJ10042

FIGURE 32 — MAXIMUM RATED FORWARD-BIAS SAFE OPERATING AREA (FBSOA)





FIGURE 33 — MAXIMUM RATED REVERSE-BIAS SAFE OPERATING AREA (RBSOA)



## MJ10045

FIGURE 34 — MAXIMUM RATED FORWARD-BIAS SAFE OPERATING AREA (FBSOA)





FIGURE 35 — MAXIMUM RATED REVERSE-BIAS SAFE OPERATING AREA (RBSOA)



## MJ10048

FIGURE 36 — MAXIMUM RATED FORWARD-BIAS SAFE OPERATING AREA (FBSOA)





FIGURE 37 — MAXIMUM RATED REVERSE-BIAS SAFE OPERATING AREA (RBSOA)





OVERLOAD CHARACTERISTICS

MJ10042

FIGURE 38 — OVERLOAD SAFE OPERATING AREA  
TYPE I (OLSOA)





FIGURE 39 — OVERLOAD SAFE OPERATING AREA  
TYPE II (OLSOA)



MJ10045

FIGURE 40 — OVERLOAD SAFE OPERATING AREA  
TYPE I (OLSOA)





FIGURE 41 — OVERLOAD SAFE OPERATING AREA  
TYPE II (OLSOA)



MJ10048

FIGURE 42 — OVERLOAD SAFE OPERATING AREA  
TYPE I (OLSOA)





FIGURE 43 — OVERLOAD SAFE OPERATING AREA  
TYPE II (OLSOA)





## SAFE OPERATING AREA INFORMATION

## FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 32, 34 and 36 are based on  $T_C = 25^\circ\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on these figures may be found at any case temperature by using the appropriate curve on Figure 28.

$T_J(pk)$  may be calculated from the data in Figure 31. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse-biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse-Bias Safe Operating Area and represents the voltage-current condition allowable during reverse-biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figures 33, 35 and 37 give the RBSOA characteristics.

## OVERLOAD SAFE OPERATING AREA

The forward-bias safe operating area (FBSOA) specification given in these figures adequately describes transistor capability for normal repetitive operation. When short circuit or fault conditions occur, these transistor specifications are not always adequate. A specification called overload safe operating area (OLSOA) has been developed to describe the transistor's ability to survive under fault conditions. OLSOA is specified under two types of conditions.

## TYPE I OLSOA

Type I OLSOA applies when maximum collector current is limited and known. A good example is a circuit where an inductor is inserted between the transistor and the bus, which limits the rate of rise of collector current to a known value. If the transistor is then turned off within a specified amount of time, the magnitude of collector current is also known. Figures 38, 40 and 42 depict the Type I OLSOA rating for these devices. Maximum allowable collector-

emitter voltage versus collector current is plotted for several pulse widths. (Pulse width is defined as the time lag between the fault condition and the removal of base drive.) Storage time of the transistor has been factored into the curve. Therefore, with bus voltage and maximum collector current known, these figures define the maximum time which can be allowed for fault detection and shutdown of base drive.

Type I OLSOA is measured in a common-base circuit (Figure 44) which allows precise definition of collector-emitter voltage and collector current. This is the same circuit that is used to measure forward-bias safe operating area.

## TYPE II OLSOA


Type II OLSOA applies when maximum collector current is not limited by circuit design, but is limited only by the gain of the transistor. Therefore, collector current does not appear on the Type II OLSOA curve. This curve defines a safe region of operation from the information that is usually available to the designer.

This information is normally base drive, bus voltage and time. In terms of the OLSOA curve, bus voltage is assumed to be worst-case collector-emitter voltage, and time is defined to be the same pulse width that was described for Type I OLSOA. Using these variables, maximum collector-emitter voltage versus base drive is plotted for several values of pulse width. A safe region of operation is thus determined by the circuit parameters. Type II OLSOA, as shown in Figures 39, 41 and 43 are measured in the circuit shown in Figure 45, and measurement is made as follows: Base current is applied while the collector is open, allowing a highly overdriven saturated condition. Next, a stiff voltage source is applied to the collector. The rising voltage at the collector of the transistor triggers a delay function. At the end of this delay, base drive is removed. The delay time is the variable on the Type II OLSOA curve. The storage time of the transistor is thereby factored into the rating.

There are several additional aspects to be considered regarding OLSOA. The first consideration is that OLSOA is strictly a NON-REPETITIVE rating. It is intended to describe the survivability of the transistor during an accidental overload and is not intended to describe a stress level which can be sustained indefinitely. The number of nonrepetitive faults for which OLSOA is defined for these devices is 100 occurrences. Another factor is the form of turn-off bias. For these devices, turn-off bias has relatively little effect on its OLSOA capability. This observation is valid from  $I_{B2} = 0$  (soft) to  $V_{BE(off)} = 5\text{ V}$  (stiff).


OLSOA is subject to the same derating with temperature as normal FBSOA. The second breakdown derating curve is applied to the allowable current at any given voltage, using the same procedure that is followed with pulsed FBSOA.

FIGURE 44 — OVERLOAD SOA TEST CIRCUIT  
TYPE I (OLSOA)



**Notes:**

- Rep Rate  $\leq 10$  Hz
- Adjust R1 for desired  $I_B$
- Pulse delay time at the generator determines pulse width at the device under test







## Designer's Data Sheet

### 50 KVA SWITCHMODE TRANSISTOR 50-Ampere Operating Current

The MJ10050 Darlington transistor is designed for industrial service under practical operating environments found in switching high power inductive loads off 460-Volt lines.



\* Emitter-Collector Diode is a high power diode.

### MAXIMUM RATINGS

Mechanical Ratings		
Rating	Value	Unit
Mounting Torque (To heat sink with 10-32 Screw) (Note 1)	20	in.-lb
Lead Torque (Lead to bus with 1/4-20 Screw) (Note 2)	20	in.-lb
Per Unit Weight	120	grams

### THERMAL CHARACTERISTICS

Thermal Resistance, Junction to Case, $R_{\theta JC}$	0.25	$^{\circ}\text{C}/\text{W}$
---	------	-----------------------------

Mica Insulators available as separate items.

0.003" thick. Motorola Part Number 14ASB12387B001.

0.006" thick. Motorola Part Number 14ASB12387B002.


### Notes:

- A Belleville washer of 0.472" O.D., 0.205" I.D., 0.024" thick and 150 pounds flat is recommended.
- The lead torque should be limited to 20 in.-lb, unsupported to prevent rotation of the terminal in the package. The torque may be increased to 50 in.-lb if support is used to prevent rotation. The maximum penetration of the screw should be limited to 0.75".

### 50 AMPERE NPN SILICON POWER DARLINGTON TRANSISTOR 850 VOLTS 500 WATTS

### Designer's Data for "Worst-Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data—representing device characteristics boundaries—are given to facilitate "worst-case" design.



### NOTES:

- DIMENSION A AND B ARE DATUMS.
- SEATING PLANE.
- POSITIONAL TOLERANCE FOR MOUNTING HOLES.

$$\phi \pm 0.03 (0.014) \text{ T A } \phi \text{ B } \phi$$

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	53.09	53.84	2.090	2.120
B	55.37	56.39	2.180	2.220
C	—	26.67	—	1.050
D	6.10	6.60	0.240	0.260
E	6.60	7.11	0.260	0.280
F	0.71	0.81	0.028	0.032
G	43.31	BSC	1.705	BSC
H	12.57	12.82	0.495	0.505
J	1.52	1.62	0.060	0.064
K	9.50	9.75	0.374	0.384
L	10.21	10.46	0.402	0.412
M	18.92	19.18	0.745	0.755
N	23.67	23.93	0.932	0.942
P	5.08	5.21	0.200	0.205
Q	3.53	3.78	0.139	0.149
R	6.76	7.26	0.266	0.286
S	14.73	15.24	0.580	0.600
V	5.33	5.84	0.210	0.230
W	6.40	6.65	0.252	0.262
X	7.37	7.87	0.290	0.310

CASE 346-01

## MAXIMUM RATINGS (Continued)

Electrical Ratings				
Rating	Symbol	Value	Unit	
Collector-Emitter Voltage	$V_{CE0}$	850	Vdc	
Collector-Emitter Voltage ( $R_{BE} = 10 \text{ Ohms}$ )	$V_{CER}$	900	Vdc	
Collector-Base Voltage	$V_{CB}$	900	Vdc	
Emitter-Base Voltage	$V_{EB}$	8.0	Vdc	
Collector Current — Operating, $T_C = 125^\circ\text{C}$ — Continuous, $T_C = 25^\circ\text{C}$ — Peak Repetitive, $T_C = 25^\circ\text{C}$ — Peak Nonrepetitive, $T_C = 25^\circ\text{C}$	$I_C$	50 75 150 250	A	
Base Current — Continuous — Peak Nonrepetitive	$I_B$	50 100	A	
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$ For 1-minute overload	$P_D$	500 4.0 667	Watts W/ $^\circ\text{C}$ Watts	
Operating Junction and Storage Temperature Range For 1-minute overload	$T_J, T_{stg}$	-55 to +150 -55 to 200	$^\circ\text{C}$	

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage (1) ( $I_C = 250 \text{ mAdc}, I_B = 0$ )	$V_{CE0(sus)}$	850	—	—	Vdc
Collector Cutoff Current ( $V_{CE} = 900 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 900 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$ )	$I_{CEV}$	— —	— —	2.0 10	mAdc
Collector Cutoff Current ( $V_{CE} = 900 \text{ Vdc}, R_{BE} = 10 \Omega, T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	10	mAdc
Emitter Cutoff Current ( $V_{EB} = 4.0 \text{ Vdc}, I_C = 0$ )	$I_{EBO}$	—	—	650	mAdc

## SAFE OPERATING AREA

Second Breakdown Collector Current with Base Forward-Biased	FBSOA	See Figure 13
Clamped Inductive SOA with Base Reverse-Biased	RBSOA	See Figure 14
Overload SOA	OLSOA	See Figures 16 and 17

## ON CHARACTERISTICS (1)

DC Current Gain ( $I_C = 50 \text{ Adc}, V_{CE} = 5.0 \text{ Vdc}$ ) ( $I_C = 50 \text{ A}, V_{CE} = 10 \text{ V}$ )	$h_{FE}$	35 40	— —	— —	
Collector-Emitter Saturation Voltage ( $I_C = 50 \text{ A}, I_B = 4.0 \text{ A}$ ) ( $I_C = 75 \text{ Adc}, I_B = 15 \text{ A}$ ) ( $I_C = 50 \text{ Adc}, I_B = 4.0 \text{ A}, T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	2.0 5.0 2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 50 \text{ Adc}, I_B = 4.0 \text{ Adc}$ ) ( $I_C = 50 \text{ Adc}, I_B = 4.0 \text{ Adc}, T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	3.0 3.0	Vdc

## DYNAMIC CHARACTERISTICS

Output Capacitance ( $V_{CB} = 10 \text{ Vdc}, I_E = 0, f_{test} = 1.0 \text{ kHz}$ )	$C_{ob}$	—	—	4000	pF
--	----------	---	---	------	----

(1) Pulse Test: Pulse width of 300  $\mu\text{s}$ , duty cycle  $\leq 2.0\%$ .

ELECTRICAL CHARACTERISTICS (Continued) ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic		Symbol	Min	Typ	Max	Unit	
SWITCHING CHARACTERISTICS							
Resistive Load							
Delay Time	(V <sub>CC</sub> = 300 Vdc, I <sub>C</sub> = 50 A, I <sub>B1</sub> = 4.0 A, R <sub>BE</sub> = 10 Ω, t <sub>p</sub> = 50 μs, Duty Cycle ≤ 2.0%)	t <sub>d</sub>	—	0.03	0.25	μs	
Rise Time		t <sub>r</sub>	—	1.2	5.0	μs	
Storage Time		t <sub>s</sub>	—	35	100	μs	
Fall Time		t <sub>f</sub>	—	8.5	35	μs	
Inductive Load, Clamped							
Storage Time	(I <sub>CM</sub> = 50 A, V <sub>CEM</sub> = 300 V, R <sub>BE</sub> = 10 Ω, I <sub>B1</sub> = 4.0 A)	T <sub>J</sub> = 100°C	t <sub>sv</sub>	—	50	μs	
Crossover Time		T <sub>J</sub> = 25°C	t <sub>c</sub>	—	20	60	μs
Storage Time		T <sub>J</sub> = 100°C	t <sub>sv</sub>	—	35	100	μs
Crossover Time		T <sub>J</sub> = 25°C	t <sub>c</sub>	—	10	35	μs
C-E DIODE CHARACTERISTICS							
Power Dissipation (I <sub>B</sub> = 0)		P <sub>D</sub>	—	—	250	W	
Forward Voltage (1) (I <sub>F</sub> = 50 A) (I <sub>F</sub> = 100 A)		V <sub>F</sub>	—	1.0	1.5	V	
		—	—	1.2	2.0	V	
Reverse Recovery Time (d <sub>i</sub> /d <sub>t</sub> = 25 A/μs, I <sub>F</sub> = 50 A)		t <sub>rr</sub>	—	4.0	12	μs	
Forward Turn-On Time (Compliance Voltage = 50 V, I <sub>F</sub> = 50 A)		t <sub>on</sub>	—	0.3	1.2	μs	
Single Cycle Surge Current (60 Hz)		I <sub>FSM</sub>	—	—	500	A	

(1) Pulse Test. Pulse width of 300  $\mu\text{s}$ , duty cycle  $\leq 2.0\%$ .

## TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — DC CURRENT GAIN




FIGURE 3 — DC CURRENT GAIN





FIGURE 4 — COLLECTOR SATURATION VOLTAGE



TYPICAL ELECTRICAL CHARACTERISTICS (continued)

FIGURE 5 — BASE-EMITTER SATURATION VOLTAGE





FIGURE 6 — EMITTER-COLLECTOR DIODE FORWARD VOLTAGE



TYPICAL SWITCHING CHARACTERISTICS

FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 9 — TYPICAL TURN-ON SWITCHING TIMES




FIGURE 8 — TYPICAL INDUCTIVE SWITCHING TIMES




FIGURE 10 — TYPICAL TURN-OFF SWITCHING TIMES












TABLE 1 — TEST CONDITIONS FOR DYNAMIC PERFORMANCE

INPUT CONDITIONS	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
$V_{CE(sat)}$  PW Varied to Attain $I_C = 100 \text{ mA}$	<b>DRIVER SCHEMATIC</b> For inductive loads pulse width is adjusted to obtain specified $I_C$  $L_{coil} = 10 \text{ mH}$ $V_{CC} = 10 \text{ V}$ $R_{coil} = 0.1 \Omega$ $V_{clamp} = V_{CE(sat)}$ $L_{coil} = 5.0 \mu\text{H}$ $V_{CC} = 20 \text{ V}$	<b>RESISTIVE SWITCHING</b> TURN ON TIME  $I_{B1}$ adjusted to obtain the forced $I_{B1}$ desired TURN-OFF TIME Use inductive switching circuit as the input to the resistive test circuit $V_{CC} = 300 \text{ V}$ $R_L = 6.0 \Omega$ Pulse Width = $25 \mu\text{s}$
TEST CIRCUITS	INDUCTIVE TEST CIRCUIT	RESISTIVE TEST CIRCUIT
See Above for Detailed Conditions 	<b>OUTPUT WAVEFORMS</b>  $t_1$ Adjusted to Obtain $I_C$ $t_1 = \frac{L_{coil} (I_{CM})}{V_{CC}}$ $t_2 = \frac{L_{coil} (I_{CM})}{V_{clamp}}$ Test Equipment Scope — Tektronix 475 or Equivalent	<b>RESISTIVE TEST CIRCUIT</b> 

\*Adjust  $V_{BE}$  such that  $V_{BE(off)} = 5 \text{ V}$  except as required for RBSOA (Figure 14).

## SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{SV}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{CEM}$

$t_{RV}$  = Voltage Rise Time, 10–90%  $V_{CEM}$


$t_{fi}$  = Current Fall Time, 90–10%  $I_{CM}$

$t_{ti}$  = Current Tail, 10–2%  $I_{CM}$

$t_c$  = Crossover Time, 10%  $V_{CEM}$  to 10%  $I_{CM}$

An enlarged portion of the inductive switching waveform

FIGURE 11 — TYPICAL PEAK REVERSE BASE CURRENT



is shown in Figure 7 to aid on the visual identity of these terms.


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A:

$$P_{SWT} = 1/2 V_{CC} I_C t_f$$

In general,  $t_{rv} + t_{fi} \approx t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at  $25^\circ\text{C}$  and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user-oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{SV}$ ) which are guaranteed at  $100^\circ\text{C}$ .

FIGURE 12 — THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 13 and 14 are specified for these devices under the test conditions shown.

FIGURE 13 — MAXIMUM FORWARD-BIAS SAFE OPERATING AREA (FBSOA)




FIGURE 14 — MAXIMUM REVERSE-BIAS SAFE OPERATING AREA (RBSOA)





FIGURE 15 — POWER DERATING



## SAFE OPERATING AREA INFORMATION

### FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 13 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 13 may be found at any case temperature by using the appropriate curve on Figure 15.

$T_J(pk)$  may be calculated from the data in Figure 12. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

### REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse-biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse-Bias Safe Operating Area and represents the voltage-current condition allowable during reverse-biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 14 gives the RBSOA characteristics.

### OVERLOAD SAFE OPERATING AREA

The forward-bias safe operating area (FBSOA) specification given in Figure 13 adequately describes transistor capability for normal repetitive operation. When short circuit or fault conditions occur, these transistor specifications are not always adequate. A specification called overload safe operating area (OLSOA) has been developed to describe the transistor's ability to survive under fault conditions. OLSOA is specified under two types of conditions.

#### TYPE I OLSOA

Type I OLSOA applies when maximum collector current is limited and known. A good example is a circuit where an inductor is inserted between the transistor and the bus, which limits the rate of rise of collector current to a known value. If the transistor is then turned off within a specified amount of time, the magnitude of collector current is also known. Figure 16 depicts the Type I OLSOA rating for the MJ10050. Maximum allowable collector-emitter voltage versus collector current is plotted for several pulse widths. (Pulse width is defined as the time lag between the fault condition and the removal of base drive.) Storage time of the transistor has been factored into the curve. Therefore, with bus voltage and maximum collector current known,

(continued on back page)

FIGURE 16 — OVERLOAD SAFE OPERATING AREA  
TYPE I (OLSOA)



SAFE OPERATING AREA INFORMATION (continued)

TYPE I OLSOA (continued)

Figure 16 defines the maximum time which can be allowed for fault detection and shutdown of base drive.

Type I OLSOA is measured in a common-base circuit (Figure 18) which allows precise definition of collector-emitter voltage and collector current. This is the same circuit that is used to measure forward-bias safe operating area.

TYPE II OLSOA

Type II OLSOA applies when maximum collector current is not limited by circuit design, but is limited only by the gain of the transistor. Therefore, collector current does not appear on the Type II OLSOA curve. This curve defines a safe region of operation from the information that is usually available to the designer.

This information is normally base drive, bus voltage and time. In terms of the OLSOA curve, bus voltage is assumed to be worst-case collector-emitter voltage, and time is defined to be the same pulse width that was described for Type I OLSOA. Using these variables, maximum collector-emitter voltage versus base drive is plotted for several values of pulse width. A safe region of operation is thus determined by the circuit parameters. Type II OLSOA, as

shown in Figure 17, is measured in the circuit shown in Figure 19, and measurement is made as follows: Base current is applied while the collector is open, allowing a highly overdriven saturated condition. Next, a stiff voltage source is applied to the collector. The rising voltage at the collector of the transistor triggers a delay function. At the end of this delay, base drive is removed. The delay time is the variable on the Type II OLSOA curve. The storage time of the transistor is thereby factored into the rating.

There are several additional aspects to be considered regarding OLSOA. The first consideration is that OLSOA is strictly a NONREPETITIVE rating. It is intended to describe the survivability of the transistor during an accidental overload and is not intended to describe a stress level which can be sustained indefinitely. The number of nonrepetitive faults for which OLSOA is defined for the MJ10050 is 100 occurrences. Another factor is the form of turn-off bias. For the MJ10050, turn-off bias has relatively little effect on its OLSOA capability. This observation is valid from  $I_{B2} = 0$  (soft) to  $V_{BE(off)} = 5\text{ V}$  (stiff).



OLSOA is subject to the same derating with temperature as normal FBSOA. The second breakdown derating curve is applied to the allowable current at any given voltage, using the same procedure that is followed with pulsed FBSOA.



## Designer's Data Sheet

### 50 KVA HIGH SPEED SWITCHMODE TRANSISTOR 50-Ampere Operating Current

The MJ10051 Darlington transistor is designed for industrial service under practical operating environments requiring fast switching speed for highly efficient systems operating at high frequency such as inverters, PWM controllers and other high frequency system operating from 460 V lines.



\*Emitter-Collector Diode is a fast recovery, high power diode.

#### MAXIMUM RATINGS

##### MECHANICAL RATINGS

Rating	Value	Unit
Mounting Torque (To heat sink with 10-32 Screw) (Note 1)	20	in.-lb
Lead Torque (Lead to bus with 1/4-20 Screw) (Note 2)	20	in.-lb
Per Unit Weight	120	grams

##### THERMAL CHARACTERISTICS

Thermal Resistance, Junction to Case, $R_{\theta JC}$	0.25	$^{\circ}\text{C}/\text{W}$
---	------	-----------------------------

Mica Insulators available as separate items.  
0.003" thick. Motorola Part Number B12387B001.  
0.006" thick. Motorola Part Number B12387B002.


#### Notes:

1. A Belleville washer of 0.472" O.D., 0.205" I.D., 0.024" thick and 150 pounds flat is recommended such as P/N AM125206 available from National Disc Spring Div., 385 Hillside Ave., Hillside N.J. 07005.
2. The lead torque should be limited to 20 in.-lb, unsupported to prevent rotation of the terminal in the package. The torque may be increased to 50 in.-lb if support is used to prevent rotation. The maximum penetration of the screw should be limited to 0.75".

### 50 AMPERE NPN SILICON POWER DARLINGTON TRANSISTOR 750 and 850 VOLTS 500 WATTS

#### Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.



#### NOTES:

1. DIMENSION A AND B ARE DATUMS.
2. [T] IS SEATING PLANE.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLES:

$$\begin{matrix} \text{A} & \text{B} & \text{C} \\ \text{D} & \text{E} & \text{F} \end{matrix} \begin{matrix} \text{H} & \text{I} & \text{J} \\ \text{K} & \text{L} & \text{M} \\ \text{N} & \text{O} & \text{P} \\ \text{Q} & \text{R} & \text{S} \end{matrix}$$

4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	53.09	53.84	2.090	2.120
B	55.37	56.39	2.180	2.220
C	26.67		1.050	
D	6.10	6.60	0.240	0.260
E	6.60	7.11	0.260	0.280
F	0.71	0.81	0.028	0.032
G	43.31 BSC		1.705 BSC	
H	12.57	12.82	0.495	0.505
J	1.52	1.62	0.060	0.064
K	9.50	9.75	0.374	0.384
L	10.21	10.46	0.402	0.412
M	18.92	19.18	0.745	0.755
N	23.67	23.93	0.932	0.942
P	5.08	5.21	0.200	0.205
Q	3.53	3.78	0.139	0.149
R	6.76	7.26	0.266	0.286
S	14.73	15.24	0.580	0.600
V	5.33	5.84	0.210	0.230
W	6.40	6.65	0.252	0.262
X	7.37	7.87	0.290	0.310

CASE 346-01



## MAXIMUM RATINGS (Continued)

ELECTRICAL RATINGS				
Rating		Symbol	Value	Unit
Collector-Emitter Voltage	MJ10051 MJ10052	$V_{CEO}$	850 750	Vdc
Collector-Emitter Voltage ( $R_{BE} = 10 \text{ Ohms}$ )		$V_{CER}$	900	Vdc
Collector-Base Voltage		$V_{CB}$	900	Vdc
Emitter-Base Voltage		$V_{EB}$	8.0	Vdc
Collector Current — Operating, $T_C = 125^\circ\text{C}$ — Continuous, $T_C = 25^\circ\text{C}$ — Peak Repetitive, $T_C = 25^\circ\text{C}$ — Peak Nonrepetitive, $T_C = 25^\circ\text{C}$		$I_C$	50 75 150 250	A
Base Current — Continuous — Peak Nonrepetitive		$I_B$	50 100	A
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$ For 1-minute overload		$P_D$	500 4.0 667	Watts W/ $^\circ\text{C}$ Watts
Operating Junction and Storage Temperature Range For 1-minute overload		$T_J, T_{stg}$	-55 to +150 -55 to +200	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic		Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Collector-Emitter Sustaining Voltage (1) ( $I_C = 250 \text{ mA}$ , $I_B = 0$ )	MJ10051 MJ10052	$V_{CEO(sus)}$	850 750	— —	— —	Vdc
Collector Cutoff Current ( $V_{CE} = 900 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 900 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )		$I_{CEV}$	— —	— —	2.0 10	mAdc
Emitter Cutoff Current ( $V_{EB} = 4.0 \text{ Vdc}$ , $I_C = 0$ )		$I_{EBO}$	—	—	950	mAdc

## SAFE OPERATING AREA

Second Breakdown Collector Current with Base Forward-Biased	FBSOA	—
Clamped Inductive SOA with Base Reverse-Biased	RBSOA	—
Overload SOA	OLSOA	—

## ON CHARACTERISTICS (1)

DC Current Gain ( $I_C = 50 \text{ Adc}$ , $V_{CE} = 5.0 \text{ Vdc}$ ) ( $I_C = 50 \text{ A}$ , $V_{CE} = 10 \text{ V}$ )	$h_{FE}$	25 40	— —	— —	
Collector-Emitter Saturation Voltage ( $I_C = 50 \text{ Adc}$ , $I_B = 5.0 \text{ A}$ ) ( $I_C = 75 \text{ Adc}$ , $I_B = 15 \text{ A}$ ) ( $I_C = 50 \text{ Adc}$ , $I_B = 5.0 \text{ A}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	2.0 5.0 2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 50 \text{ Adc}$ , $I_B = 5.0 \text{ Adc}$ ) ( $I_C = 50 \text{ Adc}$ , $I_B = 5.0 \text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	3.0 3.0	Vdc

## DYNAMIC CHARACTERISTICS

Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0 \text{ kHz}$ )	$C_{ob}$	—	—	4000	pF
--	----------	---	---	------	----

(1) Pulse Test. Pulse width of  $300 \mu\text{s}$ , duty cycle  $\leq 2.0\%$ .



ELECTRICAL CHARACTERISTICS (Continued) ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic		Symbol	Min	Typ	Max	Unit
SWITCHING CHARACTERISTICS						
Resistive Load						
Delay Time	(V <sub>CC</sub> = 300 Vdc, I <sub>C</sub> = 50 A, I <sub>B1</sub> = 5.0 A, V <sub>BE(off)</sub> = 5.0 V, t <sub>p</sub> = 50 μs, Duty Cycle ≤ 2.0%)	t <sub>d</sub>	—	0.03	0.25	μs
Rise Time		t <sub>r</sub>	—	1.2	5.0	μs
Storage Time		t <sub>s</sub>	—	3.3	10	μs
Fall Time		t <sub>f</sub>	—	1.5	5.0	μs
Inductive Load, Clamped						
Storage Time	(I <sub>CM</sub> = 50 A, V <sub>CEM</sub> = 300 V, V <sub>BE(off)</sub> = 5.0 V, I <sub>B1</sub> = 5.0 A)	T <sub>J</sub> = 100°C	t <sub>sv</sub>	—	5.0	15 μs
Crossover Time			t <sub>c</sub>	—	3.0	10 μs
Storage Time		T <sub>J</sub> = 25°C	t <sub>sv</sub>	—	3.5	10 μs
Crossover Time			t <sub>c</sub>	—	1.5	5.0 μs

**C-E DIODE CHARACTERISTICS**

Power Dissipation ( $I_B = 0$ )	$P_D$	—	250	W
Forward Voltage ( $I_F = 50\text{ A}$ )	$V_F$	—	2.7	V
Reverse Recovery Time* ( $di/dt = 50\text{ A}/\mu\text{s}, I_F = 50\text{ A}, V_{BE(off)} = 5.0\text{ V}$ )	$t_{rr}$	—	0.2	$\mu\text{s}$
Forward Turn-On Time (Compliance Voltage = 50 V, $I_F = 50\text{ A}$ )	$t_{on}$	—	0.1	$\mu\text{s}$
Single Cycle Surge Current (60 Hz)	$I_{FSM}$	—	500	A
Reverse Recovery Current ( $I_F = 50\text{ A}, di/dt = 50\text{ A}/\mu\text{s}$ )	$I_{RM(REC)}$	—	25	A

(1) Pulse Test. Pulse width  $\leq 300\text{ }\mu\text{s}$ , duty cycle  $\leq 2.0\%$ .

\*Requires negative base-emitter voltage for fast recovery performance.

**TYPICAL ELECTRICAL CHARACTERISTICS**

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — DC CURRENT GAIN




FIGURE 3 — DC CURRENT GAIN





FIGURE 4 — COLLECTOR SATURATION VOLTAGE



TYPICAL ELECTRICAL CHARACTERISTICS (continued)

FIGURE 5 — BASE-EMITTER SATURATION VOLTAGE





FIGURE 6 — EMITTER-COLLECTOR DIODE FORWARD VOLTAGE



TYPICAL SWITCHING CHARACTERISTICS

FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 8 — INDUCTIVE SWITCHING TIMES




FIGURE 9 — TYPICAL TURN-ON SWITCHING TIMES




FIGURE 10 — TURN-OFF SWITCHING TIMES




TABLE 1 — RBSOA AND INDUCTIVE SWITCHING DRIVER SCHEMATIC

	$V_{CE0(sus)}$	RBSOA AND INDUCTIVE SWITCHING		RESISTIVE SWITCHING
INPUT CONDITIONS	  PW Varied to Attain $I_C = 250$ mA	<b>DRIVER SCHEMATIC</b>  For inductive loads pulse width is adjusted to obtain specified $I_C$   -V Drive +V Drive -V Off Drive		<b>TURN ON TIME</b>   $I_{B1}$ adjusted to obtain the forced $I_{CE}$ desired <b>TURN-OFF TIME</b> Use inductive switching circuit as the input to the resistive test circuit
	$I_{C0} = 10$ mA $V_{CC} = 10$ V $R_{coil} = 0.7 \Omega$ $V_{clamp} = V_{CE0(sus)}$			$I_{C0} = 5.0 \mu A$ $V_{CC} = 20$ V
TEST CIRCUITS	<b>INDUCTIVE TEST CIRCUIT</b>   See Above for Detailed Conditions $R_S = 0.1 \Omega$		<b>OUTPUT WAVEFORMS</b>   $t_i$ Adjusted to Obtain $I_C$ $t_i = \frac{I_{C0}(R_{CM})}{V_{CC}}$ $t_i = \frac{I_{C0}(R_{CM})}{V_{clamp}}$  Test Equipment Scope — Tektronix 475 or Equivalent	
			<b>RESISTIVE TEST CIRCUIT</b> 	

\*Adjust  $-V$  such that  $V_{B(off)} = 5$  V except as required for RBSOA (Figure 14).

## SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and motor controls, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{sv}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{CEM}$


$t_{rv}$  = Voltage Rise Time, 10–90%  $V_{CEM}$

$t_{fi}$  = Current Fall Time, 90–10%  $I_{CM}$

$t_{ti}$  = Current Tail, 10–2%  $I_{CM}$

$t_c$  = Crossover Time, 10%  $V_{CEM}$  to 10%  $I_{CM}$

An enlarged portion of the inductive switching waveform



is shown in Figure 7 to aid on the visual identity of these terms.


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A:

$$PSWT = 1/2 V_{CC} I_C (t_c + t_{fi})$$

In general,  $t_{rv} + t_{fi} \approx t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at  $25^\circ\text{C}$  and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user-oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{sv}$ ) which are guaranteed at  $100^\circ\text{C}$ .

FIGURE 12 — REVERSE RECOVERY WAVEFORM



The Safe Operating Area figures shown in Figures 13 and 14 are specified for these devices under the test conditions shown.

FIGURE 13 — MAXIMUM FORWARD-BIAS SAFE OPERATING AREA (FBSOA)




FIGURE 14 — MAXIMUM REVERSE-BIAS SAFE OPERATING AREA (RBSOA)





FIGURE 15 — POWER DERATING



## SAFE OPERATING AREA INFORMATION

### FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 13 is based on  $T_C = 25^\circ\text{C}$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 13 may be found at any case temperature by using the appropriate curve on Figure 15.

$T_{J(pk)}$  may be calculated from the data in Figure 20. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

### REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse-biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse-Bias Safe Operating Area and represents the voltage-current condition allowable during reverse-biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 14 gives the RBSOA characteristics.

### OVERLOAD SAFE OPERATING AREA

The forward-bias safe operating area (FBSOA) specification given in Figure 13 adequately describes transistor capability for normal repetitive operation. When short circuit or fault conditions occur, these transistor specifications are not always adequate. A specification called overload safe operating area (OLSOA) has been developed to describe the transistor's ability to survive under fault conditions. OLSOA is specified under two types of conditions.

#### TYPE I OLSOA

Type I OLSOA applies when maximum collector current is limited and known. A good example is a circuit where an inductor is inserted between the transistor and the bus, which limits the rate of rise of collector current to a known value. If the transistor is then turned off within a specified amount of time, the magnitude of collector current is also known. Figure 16 depicts the Type I OLSOA rating for the devices. Maximum allowable collector-emitter voltage versus collector current is plotted for several pulse widths. (Pulse width is defined as the time lag between the fault

(continued on back page)

FIGURE 16 — OVERLOAD SAFE OPERATING AREA  
TYPE I (OLSOA)





## SAFE OPERATING AREA INFORMATION (continued)

## TYPE I OLSOA (continued)

condition and the removal of base drive.) Storage time of the transistor has been factored into the curve. Therefore, with bus voltage and maximum collector current known, Figure 16 defines the maximum time which can be allowed for fault detection and shutdown of base drive.

Type I OLSOA is measured in a common-base circuit (Figure 18) which allows precise definition of collector-emitter voltage and collector current. This is the same circuit that is used to measure forward-bias safe operating area.

## TYPE II OLSOA

Type II OLSOA applies when maximum collector current is not limited by circuit design, but is limited only by the gain of the transistor. Therefore, collector current does not appear on the Type II OLSOA curve. This curve defines a safe region of operation from the information that is usually available to the designer.


This information is normally base drive, bus voltage and time. In terms of the OLSOA curve, bus voltage is assumed to be worst-case collector-emitter voltage, and time is defined to be the same pulse width that was described for Type I OLSOA. Using these variables, maximum collector-emitter voltage versus base drive is plotted for several values of pulse width. A safe region of operation is thus

determined by the circuit parameters. Type II OLSOA, as shown in Figure 17, is measured in the circuit shown in Figure 19, and measurement is made as follows: Base current is applied while the collector is open, allowing a highly overdriven saturated condition. Next, a stiff voltage source is applied to the collector. The rising voltage at the collector of the transistor triggers a delay function. At the end of this delay, base drive is removed. The delay time is the variable on the Type II OLSOA curve. The storage time of the transistor is thereby factored into the rating.

There are several additional aspects to be considered regarding OLSOA. The first consideration is that OLSOA is strictly a NONREPETITIVE rating. It is intended to describe the survivability of the transistor during an accidental overload and is not intended to describe a stress level which can be sustained indefinitely. The number of nonrepetitive faults for which OLSOA is defined for the devices are 100 occurrences. Another factor is the form of turn-off bias. For the devices, turn-off bias has relatively little effect on its OLSOA capability. This observation is valid from  $I_{B2} = 0$  (soft) to  $V_{BE(off)} = 5$  V (stiff).

OLSOA is subject to the same derating with temperature as normal FBSOA. The second breakdown derating curve is applied to the allowable current at any given voltage, using the same procedure that is followed with pulsed FBSOA.

FIGURE 20 — THERMAL RESPONSE









### Designer's Data Sheet

#### 50 KVA SWITCHMODE TRANSISTOR 100-Ampere Operating Current

The MJ10100 Darlington transistor is designed for industrial service under practical operating environments found in switching high power inductive loads off 230-Volt lines.



\*Emitter-Collector Diode is a high power diode.

#### MAXIMUM RATINGS

##### Mechanical Ratings

Rating	Value	Unit
Mounting Torque (To heat sink with 10-32 Screw) (Note 1)	20	in.-lb
Lead Torque (Lead to bus with 1/4-20 Screw) (Note 2)	20	in.-lb
Per Unit Weight	120	grams

#### THERMAL CHARACTERISTICS

Thermal Resistance, Junction to Case, $R_{\theta JC}$	0.25	$^{\circ}\text{C}/\text{W}$
---	------	-----------------------------

Mica Insulators available as separate items.  
0.003" thick. Motorola Part Number 14ASB12387B001.  
0.006" thick. Motorola Part Number 14ASB12387B002.


#### Notes:

1. A Belleville washer of 0.472" O.D., 0.205" I.D., 0.024" thick and 150 pounds flat is recommended.
2. The lead torque should be limited to 20 in.-lb, unsupported to prevent rotation of the terminal in the package. The torque may be increased to 50 in.-lb if support is used to prevent rotation. The maximum penetration of the screw should be limited to 0.75".

#### 100 AMPERE NPN SILICON POWER DARLINGTON TRANSISTOR 450 VOLTS 500 WATTS

#### Designer's Data for "Worst-Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data—representing device characteristics boundaries—are given to facilitate "worst-case" design.



#### NOTES:

1. DIMENSION A AND B ARE DATUMS.
2.  $\square$  IS SEATING PLANE.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLES:

$$\pm 0.36 (0.014) \text{ (A)} \text{ (T)} \text{ (A)} \text{ (B)} \text{ (C)}$$

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	53.09	53.84	2.090	2.120
B	55.37	56.39	2.180	2.220
C	—	26.67	—	1.050
D	6.10	6.60	0.240	0.260
E	6.60	7.11	0.260	0.280
F	0.71	0.81	0.028	0.032
G	43.31	85C	1.705	85C
H	12.57	12.82	0.495	0.505
J	1.52	1.62	0.060	0.064
K	9.50	9.75	0.374	0.384
L	10.21	10.46	0.402	0.412
M	18.92	19.18	0.745	0.755
N	23.67	23.93	0.932	0.942
P	5.08	5.71	0.200	0.205
Q	3.53	3.78	0.139	0.149
R	6.76	7.26	0.266	0.286
S	14.73	15.24	0.580	0.600
V	5.33	5.84	0.210	0.230
W	6.40	6.85	0.252	0.262
X	7.37	7.87	0.290	0.310

CASE 346-01  
MO-040AA

## MAXIMUM RATINGS (Continued)

Electrical Ratings			
Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}$	450	Vdc
Collector-Emitter Voltage ( $R_{BE} = 10 \text{ Ohms}$ )	$V_{CER}$	500	Vdc
Collector-Base Voltage	$V_{CB}$	500	Vdc
Emitter-Base Voltage	$V_{EB}$	8.0	Vdc
Collector Current — Operating, $T_C = 87.5^\circ\text{C}$ — Continuous, $T_C = 25^\circ\text{C}$ — Peak Repetitive, $T_C = 25^\circ\text{C}$ — Peak Nonrepetitive, $T_C = 25^\circ\text{C}$	$I_C$	100 150 300 500	A
Base Current — Continuous — Peak Nonrepetitive	$I_B$	50 100	A
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$ For 1-minute overload	$P_D$	500 4.0 667	Watts W/ $^\circ\text{C}$ Watts
Operating Junction and Storage Temperature Range For 1-minute overload	$T_J, T_{stg}$	-55 to +150 -55 to +200	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ( $I_C = 250 \text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	450	—	—	Vdc
Collector Cutoff Current ( $V_{CE} = 500 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 500 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEV}$	—	—	2.0 10	mA
Collector Cutoff Current ( $V_{CE} = 500 \text{ Vdc}$ , $R_{BE} = 10 \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	10	mA
Emitter Cutoff Current ( $V_{EB} = 4.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	650	mA

## SAFE OPERATING AREA

Second Breakdown Collector Current with Base Forward-Biased	FBSOA	See Figure 13
Clamped Inductive SOA with Base Reverse-Biased	RBSOA	See Figure 14
Overload SOA	OLSOA	See Figures 16 and 17

## ON CHARACTERISTICS (1)

DC Current Gain ( $I_C = 100 \text{ A}$ , $V_{CE} = 5.0 \text{ Vdc}$ ) ( $I_C = 100 \text{ A}$ , $V_{CE} = 10 \text{ V}$ )	$h_{FE}$	50 60	— —	— —	
Collector-Emitter Saturation Voltage ( $I_C = 100 \text{ A}$ , $I_B = 3.3 \text{ A}$ ) ( $I_C = 150 \text{ A}$ , $I_B = 12 \text{ A}$ ) ( $I_C = 100 \text{ A}$ , $I_B = 3.3 \text{ A}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	2.0 3.3 2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 100 \text{ A}$ , $I_B = 3.3 \text{ A}$ ) ( $I_C = 100 \text{ A}$ , $I_B = 3.3 \text{ A}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	3.0 3.0	Vdc

## DYNAMIC CHARACTERISTICS

Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0 \text{ kHz}$ )	$C_{ob}$	—	—	4000	pF
--	----------	---	---	------	----

(1) Pulse Test: Pulse width of 300  $\mu\text{s}$ , duty cycle  $\leq 2.0\%$ .

ELECTRICAL CHARACTERISTICS (Continued) ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic		Symbol	Min	Typ	Max	Unit	
SWITCHING CHARACTERISTICS							
Resistive Load							
Delay Time	(V <sub>CC</sub> = 250 Vdc, I <sub>C</sub> = 100 A, I <sub>B1</sub> = 3.3 A, R <sub>BE</sub> = 10 Ω, t <sub>p</sub> = 50 μs, Duty Cycle ≤ 2.0%)	t <sub>d</sub>	—	0.03	0.25	μs	
Rise Time		t <sub>r</sub>	—	0.9	3.0	μs	
Storage Time		t <sub>s</sub>	—	10	25	μs	
Fall Time		t <sub>f</sub>	—	3.0	10	μs	
Inductive Load, Clamped							
Storage Time	(I <sub>CM</sub> = 100 A, V <sub>CEM</sub> = 250 V, R <sub>BE</sub> = 10 Ω, I <sub>B1</sub> = 3.3 A)	T <sub>J</sub> = 100°C	t <sub>sv</sub>	—	15	μs	
Crossover Time		t <sub>c</sub>	—	4.0	15	μs	
Storage Time		T <sub>J</sub> = 25°C	t <sub>sv</sub>	—	10	25	μs
Crossover Time		t <sub>c</sub>	—	2.7	10	μs	
C-E DIODE CHARACTERISTICS							
Power Dissipation (I <sub>B</sub> = 0)		P <sub>D</sub>	—	—	250	W	
Forward Voltage (1) (I <sub>F</sub> = 100 A) (I <sub>F</sub> = 200 A)		V <sub>F</sub>	—	1.1	1.5	V	
			—	1.4	2.0	V	
Reverse Recovery Time (d <sub>i</sub> /d <sub>t</sub> = 25 A/μs, I <sub>F</sub> = 100 A)		t <sub>rr</sub>	—	3.3	10	μs	
Forward Turn-On Time (Compliance Voltage = 250 V, I <sub>F</sub> = 100 A)		t <sub>on</sub>	—	0.3	1.0	μs	
Single Cycle Surge Current (60 Hz)		I <sub>FSM</sub>	—	—	500	A	

(1) Pulse Test. Pulse width of 300  $\mu\text{s}$ , duty cycle  $\leq 2.0\%$ .

## TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — DC CURRENT GAIN




FIGURE 3 — DC CURRENT GAIN





FIGURE 4 — COLLECTOR SATURATION REGION



## FIGURE 5 — BASE-EMITTER SATURATION VOLTAGE



FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 10 — TURN-OFF SWITCHING TIMES










TABLE 1 — TEST CONDITIONS FOR DYNAMIC PERFORMANCE

INPUT CONDITIONS	$V_{CE0}(sust)$	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
 <p>PW Varied to Attain <math>I_C = 250</math> mA</p>		<p><b>DRIVERS SCHEMATIC</b></p> <p>For inductive loads pulse width is adjusted to obtain specified <math>I_C</math></p> 	<p><b>TURN ON TIME</b></p>  <p><math>I_B</math> adjusted to obtain the forced <math>I_{FE}</math> desired</p> <p><b>TURN OFF TIME</b></p> <p>Use inductive switching circuit as the input to the resistive test circuit</p>
CIRCUIT VALUES	$L_{coil} = 10$ mH $V_{CC} = 10$ V $R_{coil} = 0.7$ $\Omega$ $V_{clamp} = V_{CE0}(sust)$	$L_{coil} = 5.0$ $\mu$ H $V_{CC} = 20$ V	$V_{CC} = 250$ V $R_L = 2.5$ $\Omega$ Pulse Width = 25 $\mu$ s
TEST CIRCUITS	<p><b>INDUCTIVE TEST CIRCUIT</b></p>  <p>See Above for Detailed Conditions</p>	<p><b>OUTPUT WAVEFORMS</b></p>  <p><math>t_1</math> Adjusted to Obtain <math>I_C</math></p> $t_1 = \frac{L_{coil} (I_{CM})}{V_{CC}}$ $t_2 = \frac{L_{coil} (I_{CM})}{V_{clamp}}$ <p>Test Equipment Scope — Tektronix 475 or Equivalent</p>	<p><b>RESISTIVE TEST CIRCUIT</b></p> 

\*Adjust —  $V$  such that  $V_{BE(off)} = 5$  V except as required for RBSOA (Figure 14).

## SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and motor controls, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{SV}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{CEM}$


$t_{RV}$  = Voltage Rise Time, 10—90%  $V_{CEM}$

$t_{FI}$  = Current Fall Time, 90—10%  $I_{CM}$

$t_{TI}$  = Current Tail, 10—2%  $I_{CM}$

$t_C$  = Crossover Time, 10%  $V_{CEM}$  to 10%  $I_{CM}$

An enlarged portion of the inductive switching waveform



is shown in Figure 7 to aid on the visual identity of these terms.


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A:

$$P_{SWT} = 1/2 V_{CC} I_C t_C / f$$

In general,  $t_{RV} + t_{FI} \approx t_C$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at  $25^\circ\text{C}$  and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user-oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_C$  and  $t_{SV}$ ) which are guaranteed at  $100^\circ\text{C}$ .

FIGURE 12 — THERMAL RESPONSE





The Safe Operating Area figures shown in Figures 13 and 14 are specified for these devices under the test conditions shown.

FIGURE 13 — MAXIMUM RATED FORWARD BIAS, SAFE OPERATING AREA (FBSOA)




FIGURE 14 — MAXIMUM RATED REVERSE-BIAS SAFE OPERATING AREA (RBSOA)





FIGURE 15 — POWER DERATING



## SAFE OPERATING AREA INFORMATION

### FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ — $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 13 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(\text{pk})$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 13 may be found at any case temperature by using the appropriate curve on Figure 15.

$T_J(\text{pk})$  may be calculated from the data in Figure 12. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

### REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off; in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse-Bias Safe Operating Area and represents the voltage-current condition allowable during reverse-biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 14 gives the RBSOA characteristics.

### OVERLOAD SAFE OPERATING AREA

The forward-bias safe operating area (FBSOA) specification given in Figure 13 adequately describes transistor capability for normal repetitive operation. When short circuit or fault conditions occur, these transistor specifications are not always adequate. A specification called overload safe operating area (OLSOA) has been developed to describe the transistor's ability to survive under fault conditions. OLSOA is specified under two types of conditions.

#### TYPE I OLSOA

Type I OLSOA applies when maximum collector current is limited and known. A good example is a circuit where an inductor is inserted between the transistor and the bus, which limits the rate of rise of collector current to a known value. If the transistor is then turned off within a specified amount of time, the magnitude of collector current is also known. Figure 16 depicts the Type I OLSOA rating for the MJ10100. Maximum allowable collector-emitter voltage versus collector current is plotted for several pulse widths. (Pulse width is defined as the time lag between the fault condition and the removal of base drive.) Storage time of the transistor has been factored into the curve. Therefore, with bus voltage and maximum collector current known,

(continued on back page)





## SAFE OPERATING AREA INFORMATION (continued)

## TYPE I OLSOA (continued)

Figure 16 defines the maximum time which can be allowed for fault detection and shutdown of base drive.

Type I OLSOA is measured in a common-base circuit (Figure 18) which allows precise definition of collector-emitter voltage and collector current. This is the same circuit that is used to measure forward-bias safe operating area.

## TYPE II OLSOA

Type II OLSOA applies when maximum collector current is not limited by circuit design, but is limited only by the gain of the transistor. Therefore, collector current does not appear on the Type II OLSOA curve. This curve defines a safe region of operation from the information that is usually available to the designer.

This information is normally base drive, bus voltage and time. In terms of the OLSOA curve, bus voltage is assumed to be worst-case collector-emitter voltage, and time is defined to be the same pulse width that was described for Type I OLSOA. Using these variables, maximum collector-emitter voltage versus base drive is plotted for several values of pulse width. A safe region of operation is thus determined by the circuit parameters. Type II OLSOA, as

shown in Figure 17, is measured in the circuit shown in Figure 19, and measurement is made as follows: Base current is applied while the collector is open, allowing a highly overdriven saturated condition. Next, a stiff voltage source is applied to the collector. The rising voltage at the collector of the transistor triggers a delay function. At the end of this delay, base drive is removed. The delay time is the variable on the Type II OLSOA curve. The storage time of the transistor is thereby factored into the rating.

There are several additional aspects to be considered regarding OLSOA. The first consideration is that OLSOA is strictly a NONREPETITIVE rating. It is intended to describe the survivability of the transistor during an accidental overload and is not intended to describe a stress level which can be sustained indefinitely. The number of nonrepetitive faults for which OLSOA is defined for the MJ10100 is 100 occurrences. Another factor is the form of turn-off bias. For the MJ10100, turn-off bias has relatively little effect on its OLSOA capability. This observation is valid from  $I_{B2} = 0$  (soft) to  $V_{BE(off)} = 5\text{ V}$  (stiff).



OLSOA is subject to the same derating with temperature as normal FBSOA. The second breakdown derating curve is applied to the allowable current at any given voltage, using the same procedure that is followed with pulsed FBSOA.



**Designer's Data Sheet**

**50 KVA HIGH SPEED SWITCHMODE TRANSISTOR**  
**100-Ampere Operating Current**

The MJ10101 Darlington transistor is designed for industrial service under practical operating environments requiring fast switching speed for highly efficient systems operating at high frequency such as inverters, PWM controllers and other high frequency systems operating from 230 V lines.



\*Emitter-Collector Diode is a fast recovery, high power diode.

**MAXIMUM RATINGS**

**Mechanical Ratings**

Rating	Value	Unit
Mounting Torque (To heat sink with 10-32 Screw) (Note 1)	20	in.-lb
Lead Torque (Lead to bus with 1/4-20 Screw) (Note 2)	20	in.-lb
Per Unit Weight	120	grams

**THERMAL CHARACTERISTICS**

Thermal Resistance, Junction to Case, $R_{\theta JC}$	0.25	$^{\circ}\text{C}/\text{W}$
---	------	-----------------------------

Mica Insulators available as separate items.  
0.003" thick. Motorola Part Number B123878001.  
0.006" thick. Motorola Part Number B123878002.


**Notes:**

1. A Belleville washer of 0.472" O.D., 0.205" I.D., 0.024" thick and 150 pounds flat is recommended such as P/N AM125206 available from National Disc Spring Div., 385 Hillside Ave., Hillside N.J. 07035.
2. The lead torque should be limited to 20 in.-lb, unsupported to prevent rotation of the terminal in the package. The torque may be increased to 50 in.-lb if support is used to prevent rotation. The maximum penetration of the screw should be limited to 0.75".

**100 AMPERE**  
**PNP SILICON**  
**POWER DARLINGTON**  
**TRANSISTOR**  
**350 and 450 VOLTS**  
**500 WATTS**

**Designer's Data for**  
**"Worst-Case" Conditions**

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data—representing device characteristics boundaries—are given to facilitate "worst-case" design.



**NOTES:**

1. DIMENSION A AND B ARE DATUMS.
2. [T] IS SEATING PLANE.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLES:  
 $\pm 0.36 (0.014) \text{ T A } \text{B } \text{C}$
4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	53.09	53.84	2.090	2.120
B	55.27	56.39	2.180	2.220
C	—	26.67	—	1.050
D	6.10	6.60	0.240	0.260
E	6.60	7.11	0.260	0.280
F	0.71	0.81	0.028	0.032
G	43.31	43.84	1.705	1.726
H	12.57	12.82	0.495	0.505
J	1.52	1.62	0.060	0.064
K	9.50	9.75	0.374	0.384
L	10.21	10.46	0.402	0.412
M	18.92	19.18	0.745	0.755
N	23.67	23.93	0.932	0.942
P	5.08	5.21	0.200	0.205
Q	3.53	3.78	0.139	0.149
R	6.76	7.26	0.266	0.286
S	14.73	15.24	0.580	0.600
V	5.33	5.84	0.210	0.230
W	6.40	6.65	0.252	0.262
X	7.37	7.87	0.290	0.310

CASE 346-01

## MAXIMUM RATINGS (Continued)

Electrical Ratings				
Rating	Symbol	Value	Unit	
Collector-Emitter Voltage MJ10101 MJ10102	$V_{CE0}$	450 350	Vdc	
Collector-Emitter Voltage ( $R_{BE} = 10 \text{ Ohms}$ )	$V_{CER}$	500	Vdc	
Collector-Base Voltage	$V_{CB}$	500	Vdc	
Emitter-Base Voltage	$V_{EB}$	8.0	Vdc	
Collector Current — Operating, $T_C = 87.5^\circ\text{C}$ — Continuous, $T_C = 25^\circ\text{C}$ — Peak Repetitive, $T_C = 25^\circ\text{C}$ — Peak Nonrepetitive, $T_C = 25^\circ\text{C}$	$I_C$	100 150 300 500	A	
Base Current — Continuous — Peak Nonrepetitive	$I_B$	50 100	A	
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$ For 1-minute overload	$P_D$	500 4.0 667	Watts W/ $^\circ\text{C}$ Watts	
Operating Junction and Storage Temperature Range For 1-minute overload	$T_J, T_{stg}$	-55 to +150 -55 to +200	$^\circ\text{C}$	

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ( $I_C = 250 \text{ mAdc}, I_B = 0$ )	$V_{CE0(sus)}$	450 350	—	—	Vdc
Collector Cutoff Current ( $V_{CE} = 500 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 500 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$ )	$I_{CEV}$	— —	— —	2.0 10	mAdc
Emitter Cutoff Current ( $V_{EB} = 4.0 \text{ Vdc}, I_C = 0$ )	$I_{EBO}$	—	—	5.0	mAdc

## SAFE OPERATING AREA

Second Breakdown Collector Current with Base Forward-Biased	FBSOA	See Figure 13
Clamped Inductive SOA with Base Reverse-Biased	RBSOA	See Figure 14
Overload SOA	OLSOA	See Figures 16 and 17

## ON CHARACTERISTICS (1)

DC Current Gain ( $I_C = 100 \text{ Adc}, V_{CE} = 5.0 \text{ Vdc}$ ) ( $I_C = 100 \text{ A}, V_{CE} = 10 \text{ V}$ )	$h_{FE}$	50 60	— —	— —	
Collector-Emitter Saturation Voltage ( $I_C = 100 \text{ Adc}, I_B = 3.3 \text{ A}$ ) ( $I_C = 150 \text{ Adc}, I_B = 12 \text{ A}$ ) ( $I_C = 100 \text{ Adc}, I_B = 3.3 \text{ A}, T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	2.0 3.3 2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 100 \text{ Adc}, I_B = 3.3 \text{ Adc}$ ) ( $I_C = 100 \text{ Adc}, I_B = 3.3 \text{ Adc}, T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	3.0 3.0	Vdc

## DYNAMIC CHARACTERISTICS

Output Capacitance ( $V_{CB} = 10 \text{ Vdc}, I_E = 0, f_{test} = 1.0 \text{ kHz}$ )	$C_{ob}$	—	—	4000	pF
--	----------	---	---	------	----





(1) Pulse Test. Pulse width of 300  $\mu\text{s}$ , duty cycle  $\leq 2.0\%$ .

ELECTRICAL CHARACTERISTICS (Continued) ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic		Symbol	Min	Typ	Max	Unit	
SWITCHING CHARACTERISTICS							
Resistive Load							
Delay Time	(V <sub>CC</sub> = 250 Vdc, I <sub>C</sub> = 100 A, I <sub>B1</sub> = 3.3 A, V <sub>BE(off)</sub> = 5.0 V, I <sub>p</sub> = 50 μs Duty Cycle ≤ 2.0%)	t <sub>d</sub>	—	0.03	0.25	μs	
Rise Time		t <sub>r</sub>	—	0.9	3.0	μs	
Storage Time		t <sub>s</sub>	—	1.5	3.75	μs	
Fall Time		t <sub>f</sub>	—	0.4	1.25	μs	
Inductive Load, Clamped							
Storage Time	(I <sub>CM</sub> = 100 A, V <sub>BE(off)</sub> = 5.0 V, V <sub>CEM</sub> = 250 V I <sub>B1</sub> = 3.3 A)	T <sub>J</sub> = 100°C	t <sub>sv</sub>	—	2.5	μs	
Crossover Time			t <sub>c</sub>	—	0.8	3.0	μs
Storage Time		T <sub>J</sub> = 25°C	t <sub>sv</sub>	—	1.5	3.75	μs
Crossover Time			t <sub>c</sub>	—	0.5	1.5	μs
C-E DIODE CHARACTERISTICS							
Power Dissipation (I <sub>B</sub> = 0)		P <sub>D</sub>	—	—	250	W	
Forward Voltage (1) (I <sub>F</sub> = 100 A)		V <sub>F</sub>	—	1.7	5.0	V	
Reverse Recovery Current		(I <sub>F</sub> = 100 A, di/dt = 100 A/μs)	I <sub>RM(rec)</sub>	—	20	50	A
Reverse Recovery Time			t <sub>rr</sub>	—	0.4	1.0	μs
Forward Turn-On Time (Compliance Voltage = 250 V, I <sub>F</sub> = 100 A)		t <sub>on</sub>	—	0.1	0.5	μs	
Single Cycle Surge Current (60 Hz)		I <sub>FSM</sub>	—	—	500	A	

(1) Pulse Test. Pulse width of 300  $\mu\text{s}$ , duty cycle  $\leq 2.0\%$ .

## TYPICAL ELECTRICAL CHARACTERISTICS



TYPICAL ELECTRICAL CHARACTERISTICS (continued)

FIGURE 5 — BASE-EMITTER SATURATION VOLTAGE





FIGURE 6 — EMITTER-COLLECTOR DIODE FORWARD VOLTAGE



TYPICAL SWITCHING CHARACTERISTICS

FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 8 — INDUCTIVE SWITCHING TIMES




FIGURE 9 — TURN-ON SWITCHING TIMES




FIGURE 10 — TURN-OFF SWITCHING TIMES






TABLE 1 — RBSOA AND INDUCTIVE SWITCHING DRIVER SCHEMATIC

INPUT CONDITIONS	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
20 $\Omega$ 5.0 V 0 PW Varied to Attain $I_C = 250$ mA	<b>DRIVER SCHEMATIC</b> For inductive loads pulse width is adjusted to obtain specified $I_C$ 	<b>RESISTIVE SWITCHING</b> TURN ON TIME TURN-OFF TIME Use inductive switching circuit as the input to the resistive test circuit.
<b>CIRCUIT VALUES</b> $L_{coil} = 10$ mH $V_{CC} = 10$ V $R_{coil} = 0.7$ $\Omega$ $V_{clamp} = V_{CEO(sus)}$	<b>INDUCTIVE TEST CIRCUIT</b> <b>OUTPUT WAVEFORMS</b> $t_1$ Adjusted to Obtain $I_C$ $t_1 = L_{coil} (I_{CM}) / V_{CC}$ $t_1 = L_{coil} (I_{CM}) / V_{clamp}$ Test Equipment Scope — Tektronix 475 or Equivalent	<b>RESISTIVE TEST CIRCUIT</b> 

\*Adjust — V such that  $V_{BE(off)} = 5$  V except as required for RBSOA (Figure 14).

### SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and motor controls, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{SV}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{CEM}$

$t_{RV}$  = Voltage Rise Time, 10–90%  $V_{CEM}$

$t_{FI}$  = Current Fall Time, 90–10%  $I_{CM}$

$t_{TI}$  = Current Tail, 10–2%  $I_{CM}$

$t_C$  = Crossover Time, 10%  $V_{CEM}$  to 10%  $I_{CM}$

An enlarged portion of the inductive switching waveform

is shown in Figure 7 to aid on the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A:

$$P_{SWT} = 1/2 V_{CC} I_{CM} t_C f$$

In general,  $t_{RV} + t_{FI} \approx t_C$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user-oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_C$  and  $t_{SV}$ ) which are guaranteed at 100°C.

FIGURE 11 — PEAK REVERSE BASE CURRENT





FIGURE 12 — REVERSE RECOVERY WAVEFORM



The Safe Operating Area figures shown in Figures 13 and 14 are specified for these devices under the test conditions shown.

FIGURE 13 — MAXIMUM RATED FORWARD BIAS, SAFE OPERATING AREA




FIGURE 14 — MAXIMUM REVERSE-BIAS SAFE OPERATING AREA (RBSOA)





FIGURE 15 — POWER DERATING



## SAFE OPERATING AREA INFORMATION

### FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction area temperature and second breakdown. Safe operating area curves indicate  $I_C$ — $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 13 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(\text{pk})$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 13 may be found at any case temperature by using the appropriate curve on Figure 15.

$T_J(\text{pk})$  may be calculated from the data in Figure 20. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

### REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse-Bias Safe Operating Area and represents the voltage-current condition allowable during reverse-biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 14 gives the RBSOA characteristics.

### OVERLOAD SAFE OPERATING AREA

The forward-bias safe operating area (FBSOA) specification given in Figure 13 adequately describes transistor capability for normal repetitive operation. When short circuit or fault conditions occur, these transistor specifications are not always adequate. A specification called overload safe operating area (OLSOA) has been developed to describe the transistor's ability to survive under fault conditions. OLSOA is specified under two types of conditions.

#### TYPE I OLSOA

Type I OLSOA applies when maximum collector current is limited and known. A good example is a circuit where an inductor is inserted between the transistor and the bus, which limits the rate of rise of collector current to a known value. If the transistor is then turned off within a specified amount of time, the magnitude of collector current is also known. Figure 16 depicts the Type I OLSOA rating for the MJ10101. Maximum allowable collector-emitter voltage versus collector current is plotted for several pulse widths. (Pulse width is defined as the time lag between the fault condition and the removal of base drive.) Storage time of the transistor has been factored into the curve. Therefore, with bus voltage and maximum collector current known,

(continued on back page)

**FIGURE 16 — OVERLOAD SAFE OPERATING AREA  
TYPE I (OLSOA)**



## SAFE OPERATING AREA INFORMATION (continued)

## TYPE I OLSOA (continued)

Figure 16 defines the maximum time which can be allowed for fault detection and shutdown of base drive.

Type I OLSOA is measured in a common-base circuit (Figure 18) which allows precise definition of collector-emitter voltage and collector current. This is the same circuit that is used to measure forward-bias safe operating area.

## TYPE II OLSOA

Type II OLSOA applies when maximum collector current is not limited by circuit design, but is limited only by the gain of the transistor. Therefore, collector current does not appear on the Type II OLSOA curve. This curve defines a safe region of operation from the information that is usually available to the designer.


This information is normally base drive, bus voltage and time. In terms of the OLSOA curve, bus voltage is assumed to be worst-case collector-emitter voltage, and time is defined to be the same pulse width that was described for Type I OLSOA. Using these variables, maximum collector-emitter voltage versus base drive is plotted for several values of pulse width. A safe region of operation is thus determined by the circuit parameters. Type II OLSOA, as

shown in Figure 17, is measured in the circuit shown in Figure 19, and measurement is made as follows: Base current is applied while the collector is open, allowing a highly overdriven saturated condition. Next, a stiff voltage source is applied to the collector. The rising voltage at the collector of the transistor triggers a delay function. At the end of this delay, base drive is removed. The delay time is the variable on the Type II OLSOA curve. The storage time of the transistor is thereby factored into the rating.

There are several additional aspects to be considered regarding OLSOA. The first consideration is that OLSOA is strictly a NONREPETITIVE rating. It is intended to describe the survivability of the transistor during an accidental overload and is not intended to describe a stress level which can be sustained indefinitely. The number of nonrepetitive faults for which OLSOA is defined for the MJ10101 is 100 occurrences. Another factor is the form of turn-off bias. For the MJ10101, turn-off bias has relatively little effect on its OLSOA capability. This observation is valid from  $I_{B2} = 0$  (soft) to  $V_{BE(off)} = 5$  V (stiff).

OLSOA is subject to the same derating with temperature as normal FBSOA. The second breakdown derating curve is applied to the allowable current at any given voltage, using the same procedure that is followed with pulsed FBSOA.

FIGURE 20 — THERMAL RESPONSE







## Designer's Data Sheet

### 50 KVA SWITCHMODE TRANSISTOR 200-Ampere Operating Current

The MJ10200 Darlington transistor is designed for industrial service under practical operating environments found in switching high power inductive loads off 120-Volt lines.



\*Emitter-Collector Diode is a high power diode.

### MAXIMUM RATINGS

Mechanical Ratings		
Rating	Value	Unit
Mounting Torque (To heat sink with 10-32 Screw) (Note 1)	20	in.-lb
Lead Torque (Lead to bus with 1/4-20 Screw) (Note 2)	20	in.-lb
Per Unit Weight	120	grams

### THERMAL CHARACTERISTICS

Thermal Resistance, Junction to Case, $R_{\theta JC}$	0.25	°C/W
---	------	------

Mica Insulators available as separate items.  
0.003" thick. Motorola Part Number 14ASB12387B001.  
0.006" thick. Motorola Part Number 14ASB12387B002.


### Notes:

1. A Belleville washer of 0.472" O.D., 0.205" I.D., 0.024" thick and 150 pounds flat is recommended.
2. The lead torque should be limited to 20 in.-lb, unsupported to prevent rotation of the terminal in the package. The torque may be increased to 50 in.-lb if support is used to prevent rotation. The maximum penetration of the screw should be limited to 0.75".

### 200 AMPERE NPN SILICON POWER DARLINGTON TRANSISTOR 250 VOLTS 500 WATTS

### Designer's Data for "Worst-Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data—representing device characteristics boundaries—are given to facilitate "worst-case" design.



### NOTES:

1. DIMENSION A AND B ARE DATUMS.
2. THIS SEATING PLANE.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLES:

$$\pm 0.36 \text{ (0.014)} \text{ T A } \text{ B } \text{ C}$$

DIM	MILLIMETERS			INCHES		
	MIN	MAX	MIN	MAX		
A	53.09	53.84	2.090	2.120		
B	55.37	56.39	2.180	2.220		
C		26.67		1.050		
D	6.10	6.80	0.240	0.280		
E	6.60	7.11	0.260	0.280		
F	0.71	0.81	0.028	0.032		
G	43.31 BSC		1.705 BSC			
H	12.57	12.82	0.495	0.505		
J	1.52	1.62	0.060	0.064		
K	9.50	9.75	0.374	0.384		
L	10.21	10.46	0.402	0.412		
M	18.92	19.18	0.745	0.755		
N	23.67	23.93	0.932	0.942		
P	5.08	5.21	0.200	0.205		
Q	3.53	3.78	0.139	0.149		
R	6.76	7.26	0.266	0.286		
S	14.73	15.24	0.580	0.600		
V	5.33	5.84	0.210	0.230		
W	6.40	6.65	0.252	0.262		
X	7.37	7.87	0.290	0.310		

CASE 348-01



## MAXIMUM RATINGS (Continued)

Electrical Ratings			
Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}$	250	Vdc
Collector-Emitter Voltage ( $R_{BE} = 10 \text{ Ohms}$ )	$V_{CER}$	300	Vdc
Collector-Base Voltage	$V_{CB}$	300	Vdc
Emitter-Base Voltage	$V_{EB}$	8.0	Vdc
Collector Current — Operating, $T_C = 50^\circ\text{C}$ — Continuous, $T_C = 25^\circ\text{C}$ — Peak Repetitive, $T_C = 25^\circ\text{C}$ — Peak Nonrepetitive, $T_C = 25^\circ\text{C}$	$I_C$	200 300 600 1000	A
Base Current — Continuous — Peak Nonrepetitive	$I_B$	50 100	A
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$ For 1-minute overload	$P_D$	500 4.0 667	Watts W/ $^\circ\text{C}$ Watts
Operating Junction and Storage Temperature Range For 1-minute overload	$T_J, T_{stg}$	-55 to +150 -55 to 200	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage (1) ( $I_C = 250 \text{ mA}$ , $I_B = 0$ )	$V_{CEO(sus)}$	250	—	—	Vdc
Collector Cutoff Current ( $V_{CE} = 300 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 300 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEV}$	— —	— —	2.0 10	mAdc
Collector Cutoff Current ( $V_{CE} = 300 \text{ Vdc}$ , $R_{BE} = 10 \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	10	mAdc
Emitter Cutoff Current ( $V_{EB} = 4.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	650	mAdc

## SAFE OPERATING AREA

Second Breakdown Collector Current with Base Forward-Biased	FBSOA	See Figure 13
Clamped Inductive SOA with Base Reverse-Biased	RBSOA	See Figure 14
Overload SOA	OLSOA	See Figures 16 and 17

## ON CHARACTERISTICS (1)

DC Current Gain ( $I_C = 200 \text{ Adc}$ , $V_{CE} = 5.0 \text{ Vdc}$ ) ( $I_C = 200 \text{ A}$ , $V_{CE} = 10 \text{ V}$ )	$h_{FE}$	75 90	— —	— —	— —
Collector-Emitter Saturation Voltage ( $I_C = 200 \text{ Adc}$ , $I_B = 5.5 \text{ A}$ ) ( $I_C = 200 \text{ Adc}$ , $I_B = 5.5 \text{ A}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— —	— —	2.0 2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 200 \text{ Adc}$ , $I_B = 5.5 \text{ Adc}$ ) ( $I_C = 200 \text{ Adc}$ , $I_B = 5.5 \text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	3.5 3.5	Vdc

## DYNAMIC CHARACTERISTICS

Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0 \text{ kHz}$ )	$C_{ob}$	—	—	4000	pF
--	----------	---	---	------	----

(1) Pulse Test. Pulse width of 300  $\mu\text{s}$ , duty cycle  $\leq 2.0\%$ .



ELECTRICAL CHARACTERISTICS (Continued) ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic		Symbol	Min	Typ	Max	Unit
SWITCHING CHARACTERISTICS						
Resistive Load						
Delay Time	(V <sub>CC</sub> = 150 Vdc, I <sub>C</sub> = 200 A, I <sub>B1</sub> = 5.5 A, R <sub>BE</sub> = 10 Ω, t <sub>p</sub> = 50 μs, Duty Cycle ≤ 2.0%)	t <sub>d</sub>	—	0.035	0.25	μs
Rise Time		t <sub>r</sub>	—	1.2	4.0	μs
Storage Time		t <sub>s</sub>	—	6.3	20	μs
Fall Time		t <sub>f</sub>	—	2.5	8.0	μs
Inductive Load, Clamped						
Storage Time	(I <sub>CM</sub> = 200 A, V <sub>CEM</sub> = 150 V, R <sub>BE</sub> = 10 Ω, I <sub>B1</sub> = 5.5 A)	T <sub>J</sub> = 100°C	t <sub>sv</sub>	—	9.0	30 μs
Crossover Time		T <sub>J</sub> = 25°C	t <sub>c</sub>	—	3.3	12 μs
Storage Time		T <sub>J</sub> = 100°C	t <sub>sv</sub>	—	6.5	20 μs
Crossover Time		T <sub>J</sub> = 25°C	t <sub>c</sub>	—	2.3	8.0 μs
C-E DIODE CHARACTERISTICS						
Power Dissipation (I <sub>B</sub> = 0)	P <sub>D</sub>	—	—	—	250	W
Forward Voltage (1) (I <sub>F</sub> = 200 A)	V <sub>F</sub>	—	1.4	2.0	—	V
Reverse Recovery Time (d <sub>i</sub> /d <sub>t</sub> = 25 A/μs, I <sub>F</sub> = 200 A)	t <sub>rr</sub>	—	2.5	8.0	—	μs
Forward Turn-On Time (Compliance Voltage = 250 V, I <sub>F</sub> = 100 A)	t <sub>on</sub>	—	1.0	3.5	—	μs
Single Cycle Surge Current (f = 60 Hz)	I <sub>FSM</sub>	—	—	500	—	A

(1) Pulse Test. Pulse width of 300  $\mu\text{s}$ , duty cycle  $\leq 2.0\%$ .

## TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — DC CURRENT GAIN




FIGURE 3 — DC CURRENT GAIN





FIGURE 4 — COLLECTOR SATURATION REGION



TYPICAL ELECTRICAL CHARACTERISTICS (continued)

FIGURE 5 — BASE-EMITTER SATURATION VOLTAGE





FIGURE 6 — EMITTER-COLLECTOR DIODE FORWARD VOLTAGE



TYPICAL SWITCHING CHARACTERISTICS

FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 8 — TYPICAL INDUCTIVE SWITCHING TIMES




FIGURE 9 — TYPICAL TURN-ON SWITCHING TIMES




FIGURE 10 — TURN-OFF SWITCHING TIMES










TABLE 1 — TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	$V_{CE(sus)}$	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS		<p>DRIVER SCHEMATIC</p> <p>For inductive loads pulse width is adjusted to obtain specified <math>I_C</math></p> 	<p>TURN ON TIME</p>  <p>TURN OFF TIME</p> <p>Use inductive switching circuit as the input to the resistive test circuit.</p>
CIRCUIT VALUES	$I_{Ccoil} = 10 \text{ mA}$ $V_{CC} = 10 \text{ V}$ $R_{coil} = 0.7 \Omega$ $V_{clamp} = V_{CE(sus)}$	$L_{coil} = 3.0 \mu\text{H}$ $V_{CC} = 20 \text{ V}$	$V_{CC} = 150 \text{ V}$ $R_L = .75 \Omega$ Pulse Width = 25 $\mu\text{s}$
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> 	<p>OUTPUT WAVEFORMS</p>  <p><math>t_1</math> Adjusted to Obtain <math>I_C</math></p> <p>Test Equipment Scope — Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

\*Adjust —  $V$  such that  $V_{B(off)} = 5 \text{ V}$  except as required for RBSOA (Figure 14).


### SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and motor controls, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- $t_{SV}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{CEM}$
- $t_{RV}$  = Voltage Rise Time, 10—90%  $V_{CEM}$
- $t_{FI}$  = Current Fall Time, 90—10%  $I_{CM}$
- $t_{TI}$  = Current Tail, 10—2%  $I_{CM}$
- $t_C$  = Crossover Time, 10%  $V_{CEM}$  to 10%  $I_{CM}$

An enlarged portion of the inductive switching waveform

FIGURE 11 — TYPICAL PEAK REVERSE BASE CURRENT



is shown in Figure 7 to aid on the visual identity of these terms.


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A:

$$P_{SWT} = \frac{1}{2} V_{CE} I_C t_{CF}$$

In general,  $t_{RV} + t_{FI} \approx t_C$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user-oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_C$  and  $t_{SV}$ ) which are guaranteed at 100°C.

FIGURE 12 — THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 13 and 14 are specified for these devices under the test conditions shown.

SAFE OPERATING AREA INFORMATION  
FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ — $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 13 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 13 may be found at any case temperature by using the appropriate curve on Figure 15.

$T_J(pk)$  may be calculated from the data in Figure 12. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse-biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse-Bias Safe Operating Area and represents the voltage-current condition allowable during reverse-biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 14 gives the RBSOA characteristics.

OVERLOAD SAFE OPERATING AREA

The forward-bias safe operating area (FBSOA) specification given in Figure 13 adequately describes transistor capability for normal repetitive operation. When short circuit or fault conditions occur, these transistor specifications are not always adequate. A specification called overload safe operating area (OLSOA) has been developed to describe the transistor's ability to survive under fault conditions. OLSOA is specified under two types of conditions.

TYPE I OLSOA

Type I OLSOA applies when maximum collector current is limited and known. A good example is a circuit where an inductor is inserted between the transistor and the bus, which limits the rate of rise of collector current to a known value. If the transistor is then turned off within a specified amount of time, the magnitude of collector current is also known. Figure 16 depicts the Type I OLSOA rating for the MJ10200. Maximum allowable collector-emitter voltage versus collector current is plotted for several pulse widths. (Pulse width is defined as the time lag between the fault condition and the removal of base drive.) Storage time of the transistor has been factored into the curve. Therefore, with bus voltage and maximum collector current known,

(continued on back page)

FIGURE 13 — MAXIMUM RATED FORWARD-BIAS  
SAFE OPERATING AREA (FBSOA)




FIGURE 14 — MAXIMUM RATED REVERSE-BIAS  
SAFE OPERATING AREA (RBSOA)




FIGURE 15 — POWER DERATING




FIGURE 16 — RATED OVERLOAD SAFE OPERATING AREA  
TYPE I (OLSOA)



SAFE OPERATING AREA INFORMATION (continued)

TYPE I OLSOA (continued)

Figure 16 defines the maximum time which can be allowed for fault detection and shutdown of base drive.

Type I OLSOA is measured in a common-base circuit (Figure 18) which allows precise definition of collector-emitter voltage and collector current. This is the same circuit that is used to measure forward-bias safe operating area.

TYPE II OLSOA

Type II OLSOA applies when maximum collector current is not limited by circuit design, but is limited only by the gain of the transistor. Therefore, collector current does not appear on the Type II OLSOA curve. This curve defines a safe region of operation from the information that is usually available to the designer.

This information is normally base drive, bus voltage and time. In terms of the OLSOA curve, bus voltage is assumed to be worst-case collector-emitter voltage, and time is defined to be the same pulse width that was described for Type I OLSOA. Using these variables, maximum collector-emitter voltage versus base drive is plotted for several values of pulse width. A safe region of operation is thus determined by the circuit parameters. Type II OLSOA, as

shown in Figure 17, is measured in the circuit shown in Figure 19, and measurement is made as follows: Base current is applied while the collector is open, allowing a highly overdriven saturated condition. Next, a stiff voltage source is applied to the collector. The rising voltage at the collector of the transistor triggers a delay function. At the end of this delay, base drive is removed. The delay time is the variable on the Type II OLSOA curve. The storage time of the transistor is thereby factored into the rating.

There are several additional aspects to be considered regarding OLSOA. The first consideration is that OLSOA is strictly a NONREPETITIVE rating. It is intended to describe the survivability of the transistor during an accidental overload and is not intended to describe a stress level which can be sustained indefinitely. The number of nonrepetitive faults for which OLSOA is defined for the MJ10200 is 100 occurrences. Another factor is the form of turn-off bias. For the MJ10200, turn-off bias has relatively little effect on its OLSOA capability. This observation is valid from  $I_{B2} = 0$  (soft) to  $V_{BE(off)} = 5\text{ V}$  (stiff).

OLSOA is subject to the same derating with temperature as normal FBSOA. The second breakdown derating curve is applied to the allowable current at any given voltage, using the same procedure that is followed with pulsed FBSOA.







## Designer's Data Sheet

### 50 KVA HIGH SPEED SWITCHMODE TRANSISTOR 200-Ampere Operating Current

The MJ10201 Darlington transistor is designed for industrial service under practical operating environments requiring fast switching speed for highly efficient systems operating at high frequency such as inverters, PWM controllers and other high frequency system operating from 120 V lines or batteries.



\*Emitter-Collector Diode is a fast recovery, high power diode.

### MAXIMUM RATINGS

Mechanical Ratings		
Rating	Value	Unit
Mounting Torque (To heat sink with 10-32 Screw) (Note 1)	20	in.-lb
Lead Torque (Lead to bus with 1/4-20 Screw) (Note 2)	20	in.-lb
Per Unit Weight	120	grams

### THERMAL CHARACTERISTICS

Thermal Resistance, Junction to Case, $R_{\theta JC}$	0.25	$^{\circ}\text{C}/\text{W}$
---	------	-----------------------------

Mica Insulators available as separate items.  
0.003" thick. Motorola Part Number B12387B001.  
0.006" thick. Motorola Part Number B12387B002.


#### Notes:

- A Belleville washer of 0.472" O.D., 0.205" I.D., 0.024" thick and 150 pounds flat is recommended such as P/N AM125206 available from National Disc Spring Div., 385 Hillside Ave., Hillside N.J. 07205.
- The lead torque should be limited to 20 in.-lb, unsupported to prevent rotation of the terminal in the package. The torque may be increased to 50 in.-lb if support is used to prevent rotation. The maximum penetration of the screw should be limited to 0.75".

### 200 AMPERE NPN SILICON POWER DARLINGTON TRANSISTOR 200 and 250 VOLTS 500 WATTS

#### Designer's Data for "Worst-Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data—representing device characteristics boundaries—are given to facilitate "worst-case" design.



#### NOTES:

- DIMENSION A AND B ARE DATUMS.
- $\square$  IS SCREW PLANE.
- POSITIONAL TOLERANCE FOR MOUNTING HOLES:

$$\pm 0.036 (0.014) \text{ T A } \text{B } \text{C}$$

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	53.09	53.84	2.090	2.120
B	55.37	56.39	2.180	2.220
C	—	26.67	—	1.050
D	6.10	6.60	0.240	0.260
E	6.60	7.11	0.260	0.280
F	0.71	0.81	0.028	0.032
G	43.31	85.0	1.705	85.0
H	12.57	12.82	0.495	0.505
J	1.52	1.62	0.060	0.064
K	9.50	9.75	0.374	0.384
L	10.21	10.46	0.402	0.412
M	18.92	19.18	0.745	0.755
N	23.67	23.93	0.932	0.942
P	5.08	5.21	0.200	0.205
Q	3.53	3.78	0.139	0.149
R	6.76	7.26	0.268	0.286
S	14.73	15.24	0.580	0.600
V	5.33	5.84	0.210	0.230
W	6.40	6.65	0.252	0.262
X	7.37	7.87	0.290	0.310

CASE 346-01

## MAXIMUM RATINGS (Continued)

Electrical Ratings		Symbol	Value	Unit
Rating				
Collector-Emitter Voltage	MJ10201	$V_{CEO}$	250	Vdc
	MJ10202		200	
Collector-Emitter Voltage ( $R_{BE} = 10 \text{ Ohms}$ )		$V_{CER}$	300	Vdc
Collector-Base Voltage		$V_{CB}$	300	Vdc
Emitter-Base Voltage		$V_{EB}$	8.0	Vdc
Collector Current — Operating, $T_C = 50^\circ\text{C}$ — Continuous, $T_C = 25^\circ\text{C}$ — Peak Repetitive, $T_C = 25^\circ\text{C}$ — Peak Nonrepetitive, $T_C = 25^\circ\text{C}$		$I_C$	200	A
			300	
			600	
			1000	
Base Current — Continuous — Peak Nonrepetitive		$I_B$	50	A
			100	
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$ For 1-minute overload		$P_D$	500	Watts
			4.0	
			667	
Operating Junction and Storage Temperature Range For 1-minute overload		$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$
			-55 to +200	

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ( $I_C = 250 \text{ mA}$ , $I_B = 0$ )	$V_{CEO(sus)}$	250	—	—	Vdc
		200	—	—	
Collector Cutoff Current ( $V_{CE} = 500 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 500 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEV}$	—	—	2.0	mA
		—	—	10	
Emitter Cutoff Current ( $V_{EB} = 4.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	5.0	mA

## SAFE OPERATING AREA

Second Breakdown Collector Current with Base Forward-Biased	FBSOA	See Figure 13
Clamped Inductive SOA with Base Reverse-Biased	RBSOA	See Figure 14
Overload SOA	OLSOA	See Figures 16 and 17

## ON CHARACTERISTICS (1)

DC Current Gain ( $I_C = 200 \text{ A}$ , $V_{CE} = 5.0 \text{ Vdc}$ ) ( $I_C = 200 \text{ A}$ , $V_{CE} = 10 \text{ V}$ )	$h_{FE}$	75 90	— —	— —	
Collector-Emitter Saturation Voltage ( $I_C = 200 \text{ A}$ , $I_B = 5.5 \text{ A}$ ) ( $I_C = 200 \text{ A}$ , $I_B = 5.5 \text{ A}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	—	—	2.0	Vdc
		—	—	2.5	
Base-Emitter Saturation Voltage ( $I_C = 200 \text{ A}$ , $I_B = 5.5 \text{ A}$ ) ( $I_C = 200 \text{ A}$ , $I_B = 5.5 \text{ A}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	—	—	3.5	Vdc
		—	—	3.5	

## DYNAMIC CHARACTERISTICS

Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_C = 0$ , $f_{test} = 1.0 \text{ kHz}$ )	$C_{ob}$	—	—	4000	pF
--	----------	---	---	------	----

(1) Pulse Test. Pulse width of  $300 \mu\text{s}$ , duty cycle  $\leq 2.0\%$ .

ELECTRICAL CHARACTERISTICS (Continued) ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic		Symbol	Min	Typ	Max	Unit	
SWITCHING CHARACTERISTICS							
Resistive Load							
Delay Time	(V <sub>CC</sub> = 150 Vdc, I <sub>C</sub> = 200 A, I <sub>B1</sub> = 5.5 A, t <sub>p</sub> = 50 μs, V <sub>BE(off)</sub> = 5.0 V, Duty Cycle ≤ 2.0%)	t <sub>d</sub>	—	0.035	0.25	μs	
Rise Time		t <sub>r</sub>	—	1.2	4.0	μs	
Storage Time		t <sub>s</sub>	—	1.4	4.0	μs	
Fall Time		t <sub>f</sub>	—	0.25	1.0	μs	
Inductive Load, Clamped							
Storage Time	(I <sub>CM</sub> = 200 A, V <sub>CEM</sub> = 150 V, I <sub>B1</sub> = 5.5 A, I <sub>B2</sub> = 5.5 A)	T <sub>J</sub> = 100°C	t <sub>sv</sub>	—	2.8	8.0	μs
Crossover Time			t <sub>c</sub>	—	1.4	4.0	μs
Storage Time		T <sub>J</sub> = 25°C	t <sub>sv</sub>	—	2.2	6.5	μs
Crossover Time			t <sub>c</sub>	—	1.0	3.0	μs

## C-E DIODE CHARACTERISTICS

Power Dissipation ( $I_B = 0$ )	$P_D$	—	—	250	W
Forward Voltage ( $I_F = 200\text{ A}$ )	$V_F$	—	2.5	5.0	V
Reverse Recovery Time ( $d_i/d_t = 25\text{ A}/\mu\text{s}, I_F = 200\text{ A}$ )	$t_{rr}$	—	0.4	1.0	$\mu\text{s}$
Forward Turn-On Time (Compliance Voltage = 200 V, $I_F = 100\text{ A}$ )	$t_{on}$	—	0.4	1.0	$\mu\text{s}$
Single Cycle Surge Current ( $f = 60\text{ Hz}$ )	$I_{FSM}$	—	—	500	A
Reverse Recovery Current ( $I_F = 200\text{ A}, d_i/d_t = 200\text{ A}/\mu\text{s}$ )	$I_{RM}(\text{REC})$	—	—	100	A

(1) Pulse Test. Pulse width  $\leq 300\text{ }\mu\text{s}$ , duty cycle  $\leq 2.0\%$ .

## TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — DC CURRENT GAIN




FIGURE 3 — DC CURRENT GAIN





FIGURE 4 — COLLECTOR SATURATION REGION



TYPICAL ELECTRICAL CHARACTERISTICS (continued)

FIGURE 5 — BASE-EMITTER SATURATION VOLTAGE





FIGURE 6 — EMITTER-COLLECTOR DIODE FORWARD VOLTAGE



TYPICAL SWITCHING CHARACTERISTICS

FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 8 — INDUCTIVE SWITCHING TIMES




FIGURE 9 — TYPICAL TURN-ON SWITCHING TIMES





FIGURE 10 — TURN-OFF SWITCHING TIMES



1.3

TABLE 1 — RBSOA AND INDUCTIVE SWITCHING DRIVER SCHEMATIC

INPUT CONDITIONS		DRIVER SCHEMATIC		RESISTIVE SWITCHING	
<p><math>V_{CE0(sus)}</math></p> <p>50 V</p> <p>0</p> <p>20 <math>\Omega</math></p> <p>1</p> <p>2</p> <p>PW Varied to Attain <math>I_C = 250 \text{ mA}</math></p>		<p><b>RBSOA AND INDUCTIVE SWITCHING</b></p> <p>For inductive loads pulse width is adjusted to obtain specified <math>I_C</math></p> <p>HP214</p> <p>PG IN</p> <p>-38 V</p> <p>50 <math>\Omega</math></p> <p>10 <math>\mu\text{F}</math></p> <p>0.05 <math>\mu\text{F}</math></p> <p>1000</p> <p>0.005 <math>\mu\text{F}</math></p> <p>10</p> <p>10</p> <p>2.0 <math>\mu\text{F}</math></p> <p>100</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p> <p>10</p>			

\*Adjust - V such that  $V_{BE(\text{off})} = 5 \text{ V}$  except as required for RBSOA (Figure 14).

## SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and motor controls, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- $t_{SV}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{CEM}$
- $t_{RV}$  = Voltage Rise Time, 10–90%  $V_{CEM}$
- $t_{FI}$  = Current Fall Time, 90–10%  $I_{CM}$
- $t_{TI}$  = Current Tail, 10–2%  $I_{CM}$
- $t_C$  = Crossover Time, 10%  $V_{CEM}$  to 10%  $I_{CM}$

An enlarged portion of the inductive switching waveform

is shown in Figure 7 to aid on the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A:

$$P_{SWT} = 1/2 V_{CC} I_C (t_C + t_{FI})$$

In general,  $t_{RV} + t_{FI} \approx t_C$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user-oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_C$  and  $t_{SV}$ ) which are guaranteed at 100°C.

FIGURE 11 — PEAK REVERSE BASE CURRENT








FIGURE 12 — REVERSE RECOVERY WAVEFORM





The Safe Operating Area figures shown in Figures 13 and 14 are specified for these devices under the test conditions shown.



SAFE OPERATING AREA INFORMATION  
FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ — $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 13 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 13 may be found at any case temperature by using the appropriate curve on Figure 15.

$T_J(pk)$  may be calculated from the data in Figure 20. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse-biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse-Bias Safe Operating Area and represents the voltage-current condition allowable during reverse-biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 14 gives the RBSOA characteristics.

OVERLOAD SAFE OPERATING AREA

The forward-bias safe operating area (FBSOA) specification given in Figure 13 adequately describes transistor capability for normal repetitive operation. When short circuit or fault conditions occur, these transistor specifications are not always adequate. A specification called overload safe operating area (OLSOA) has been developed to describe the transistor's ability to survive under fault conditions. OLSOA is specified under two types of conditions.

TYPE I OLSOA

Type I OLSOA applies when maximum collector current is limited and known. A good example is a circuit where an inductor is inserted between the transistor and the bus, which limits the rate of rise of collector current to a known value. If the transistor is then turned off within a specified amount of time, the magnitude of collector current is also known. Figure 16 depicts the Type I OLSOA rating for the devices. Maximum allowable collector-emitter voltage versus collector current is plotted for several pulse widths. (Pulse width is defined as the time lag between the fault condition and the removal of base drive.) Storage time of the transistor has been factored into the curve. Therefore, with bus voltage and maximum collector current known,

(continued on back page)



## OVERLOAD CHARACTERISTICS

FIGURE 16 — RATED OVERLOAD SAFE OPERATING AREA  
TYPE I (OLSOA)




FIGURE 17 — RATED OVERLOAD SAFE OPERATING AREA  
TYPE II (OLSOA)




FIGURE 18 — OVERLOAD SOA TEST CIRCUIT  
TYPE I







FIGURE 19 — OVERLOAD SOA TEST CIRCUIT  
TYPE II



SAFE OPERATING AREA INFORMATION (continued)

TYPE I OLSOA (continued)

Figure 16 defines the maximum time which can be allowed for fault detection and shutdown of base drive.

Type I OLSOA is measured in a common-base circuit (Figure 18) which allows precise definition of collector-emitter voltage and collector current. This is the same circuit that is used to measure forward-bias safe operating area.

TYPE II OLSOA

Type II OLSOA applies when maximum collector current is not limited by circuit design, but is limited only by the gain of the transistor. Therefore, collector current does not appear on the Type II OLSOA curve. This curve defines a safe region of operation from the information that is usually available to the designer.


This information is normally base drive, bus voltage and time. In terms of the OLSOA curve, bus voltage is assumed to be worst-case collector-emitter voltage, and time is defined to be the same pulse width that was described for Type I OLSOA. Using these variables, maximum collector-emitter voltage versus base drive is plotted for several values of pulse width. A safe region of operation is thus determined by the circuit parameters. Type II OLSOA, as

shown in Figure 17, is measured in the circuit shown in Figure 19, and measurement is made as follows: Base current is applied while the collector is open, allowing a highly overdriven saturated condition. Next, a stiff voltage source is applied to the collector. The rising voltage at the collector of the transistor triggers a delay function. At the end of this delay, base drive is removed. The delay time is the variable on the Type II OLSOA curve. The storage time of the transistor is thereby factored into the rating.

There are several additional aspects to be considered regarding OLSOA. The first consideration is that OLSOA is strictly a NONREPETITIVE rating. It is intended to describe the survivability of the transistor during an accidental overload and is not intended to describe a stress level which can be sustained indefinitely. The number of nonrepetitive faults for which OLSOA is defined for the devices are 100 occurrences. Another factor is the form of turn-off bias. For the devices, turn-off bias has relatively little effect on its OLSOA capability. This observation is valid from  $I_{B2} = 0$  (soft) to  $V_{BE(off)} = 5\text{ V}$  (stiff).

OLSOA is subject to the same derating with temperature as normal FBSOA. The second breakdown derating curve is applied to the allowable current at any given voltage, using the same procedure that is followed with pulsed FBSOA.

FIGURE 20 — THERMAL RESPONSE



PNP  
**MJ11011, MJ11013,  
 MJ11015**



NPN  
**MJ11012, MJ11014,  
 MJ11016**

1.3

**HIGH-CURRENT COMPLEMENTARY  
 SILICON TRANSISTORS**

... for use as output devices in complementary general purpose amplifier applications.

- High DC Current Gain —  $h_{FE} = 1000$  (Min) @  $I_C = 20$  Adc
- Monolithic Construction with Built-In Base-Emitter Shunt Resistor
- Junction Temperature to  $+200^\circ\text{C}$


**MAXIMUM RATINGS**

Rating	Symbol	MJ11011 MJ11012	MJ11013 MJ11014	MJ11015 MJ11016	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	90	120	Vdc
Collector-Base Voltage	$V_{CB}$	60	90	120	Vdc
Emitter-Base Voltage	$V_{EB}$	5			Vdc
Collector Current	$I_C$	30			Adc
Base Current	$I_B$	1			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	$P_D$	200 115			Watts $W/^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to $+200$			$^\circ\text{C}$

**THERMAL CHARACTERISTICS**


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.87	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes for $\leq 10$ Seconds.	$T_L$	275	$^\circ\text{C}$

**FIGURE 1 — DARLINGTON CIRCUIT SCHEMATIC**



**30 AMPERE  
 DARLINGTON  
 POWER TRANSISTORS  
 COMPLEMENTARY SILICON**

**60-120 VOLTS  
 200 WATTS**



STYLE 1  
 PIN 1. BASE  
 2. EMITTER  
 CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120

CASE1-04

NOTES:  
 1. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-3 OUTLINE SHALL APPLY.

MJ11011, MJ11013, MJ11015PNP/MJ11012, MJ11014, MJ11016NPN

1.3

ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Breakdown Voltage(1) (I <sub>C</sub> = 100 mA, I <sub>B</sub> = 0)	BV <sub>CEO</sub>	60 90 120	—	V <sub>dc</sub>
Collector-Emitter Leakage Current (V <sub>CE</sub> = 60 Vdc, R <sub>BE</sub> = 1 k ohm) (V <sub>CE</sub> = 90 Vdc, R <sub>BE</sub> = 1 k ohm) (V <sub>CE</sub> = 120 Vdc, R <sub>BE</sub> = 1 k ohm) (V <sub>CE</sub> = 60 Vdc, R <sub>BE</sub> = 1 k ohm, T <sub>C</sub> = 150°C) (V <sub>CE</sub> = 90 Vdc, R <sub>BE</sub> = 1 k ohm, T <sub>C</sub> = 150°C) (V <sub>CE</sub> = 120 Vdc, R <sub>BE</sub> = 1 k ohm, T <sub>C</sub> = 150°C)	I <sub>CER</sub>	— — — — — —	1 1 1 5 5 5	mA <sub>dc</sub>
Emitter Cutoff Current (V <sub>BE</sub> = 5 Vdc, I <sub>C</sub> = 0)	I <sub>EBO</sub>	—	5	mA <sub>dc</sub>
Collector-Emitter Leakage Current (V <sub>CE</sub> = 50 Vdc, I <sub>B</sub> = 0)	I <sub>CEO</sub>	—	1	mA <sub>dc</sub>
<b>ON CHARACTERISTICS(1)</b>				
DC Current Gain (I <sub>C</sub> = 20 A, V <sub>CE</sub> = 5 Vdc) (I <sub>C</sub> = 30 A, V <sub>CE</sub> = 5 Vdc)	h <sub>FE</sub>	1000 200	—	—
Collector-Emitter Saturation Voltage (I <sub>C</sub> = 20 A, I <sub>B</sub> = 200 mA) (I <sub>C</sub> = 30 A, I <sub>B</sub> = 300 mA)	V <sub>CE(sat)</sub>	—	3 4	V <sub>dc</sub>
Base-Emitter Saturation Voltage (I <sub>C</sub> = 20 A, I <sub>B</sub> = 200 mA) (I <sub>C</sub> = 30 A, I <sub>B</sub> = 300 mA)	V <sub>BE(sat)</sub>	—	3.5 5	V <sub>dc</sub>
<b>DYNAMIC CHARACTERISTICS</b>				
Magnitude of Common Emitter Small-Signal Short-Circuit Forward Current Transfer Ratio (I <sub>C</sub> = 10 A, V <sub>CE</sub> = 3 Vdc, f = 1 MHz)	h <sub>fe</sub>	4	—	MHz

(1) Pulse Test: Pulse Width < 300 μs, Duty Cycle < 2.0%

FIGURE 2 – DC CURRENT GAIN (1)





FIGURE 4 – "ON" VOLTAGES (1)



There are two limitations on the power handling ability of a transistor: average junction temperature and secondary breakdown. Safe operating area curves indicate I<sub>C</sub>–V<sub>CE</sub> limits of the transistor that must be observed for reliable operation; e.g., the transistor

FIGURE 3 – SMALL-SIGNAL CURRENT GAIN





FIGURE 5 – ACTIVE REGION DC SAFE OPERATING AREA



must not be subjected to greater dissipation than the curves indicate. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

**PNP NPN**  
**MJ11017 MJ11018**  
**MJ11019 MJ11020**  
**MJ11021 MJ11022**



**MOTOROLA**

**1.3**

**COMPLEMENTARY DARLINGTON  
 SILICON POWER TRANSISTORS**

... designed for use as general purpose amplifiers, low frequency switching and motor control applications.

- High dc Current Gain @ 10 Adc —  $h_{FE} = 400$  Min (All Types)
- Collector-Emitter Sustaining Voltage  
 $V_{CE(sus)} = 150$  Vdc (Min) — MJ11018, 17  
 $= 200$  Vdc (Min) — MJ11020, 19  
 $= 250$  Vdc (Min) — MJ11022, 21
- Low Collector-Emitter Saturation  
 $V_{CE(sat)} = 1.0$  V (Typ) @  $I_C = 5.0$  A  
 $= 1.8$  V (Typ) @  $I_C = 10$  A
- Monolithic Construction
- 100% SOA Tested @  $V_{CE} = 44$  V,  $I_C = 4.0$  A,  $t = 250$  ms.

**15 AMPERE**

**DARLINGTON  
 POWER TRANSISTORS  
 COMPLEMENTARY SILICON**

**150, 200, 250 VOLTS  
 175 WATTS**



**MAXIMUM RATINGS**



Rating	Symbol	MJ11018 MJ11017	MJ11020 MJ11019	MJ11022 MJ11021	Unit
Collector-Emitter Voltage	$V_{CEO}$	150	200	250	Vdc
Collector-Base Voltage	$V_{CB}$	150	200	250	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0			Vdc
Collector Current — Continuous Peak	$I_C$	15 30			Adc
Base Current	$I_B$	0.5			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate Above $25^\circ\text{C}$	$P_D$	175 1.16			Watts $W/^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J$ $T_{stg}$	-65 to +175 -65 to +200			$^\circ\text{C}$

**THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.86	$^\circ\text{C}/\text{W}$

(1) Pulse Test: Pulse Width 5.0 ms, Duty Cycle  $\leq 10\%$

**FIGURE 1 — POWER DERATING**



**STYLE 1**  
 PIN 1. BASE  
 2. EMITTER  
 CASE COLLECTOR

DIM	MIN	MAX	MIN	MAX
A	—	33.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.08	0.038	0.043
E	1.40	1.78	0.055	0.070
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.58	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
L	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120

CASE 1-04

**NOTES:**  
 1. ALL RULES AND NOTES ASSOCIATED WITH  
 REFERENCED TO 3 OUTLINE SHALL APPLY.

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  Unless Otherwise Noted)

Characteristics	Symbol	Min	Max	Unit
-----------------	--------	-----	-----	------

**OFF CHARACTERISTICS**

Collector-Emitter Sustaining Voltage (1) ( $I_C = 0.1 \text{ A dc}$ , $I_B = 0$ )	MJ11017, MJ11018 MJ11019, MJ11020 MJ11021, MJ11022	$V_{CE(sus)}$	150 200 250	— — — Vdc
Collector Cutoff Current ( $V_{CE} = 75$ , $I_B = 0$ ) ( $V_{CE} = 100$ , $I_B = 0$ ) ( $V_{CE} = 125$ , $I_B = 0$ )	MJ11017, MJ11018 MJ11019, MJ11020 MJ11021, MJ11022	$I_{CEO}$	— — —	1.0 1.0 1.0 mAdc
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CB}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = \text{Rated } V_{CB}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_J = 150^\circ\text{C}$ )		$I_{CEV}$	— —	0.5 5.0 mAdc
Emitter Cutoff Current ( $V_{BE} = 5.0 \text{ Vdc}$ , $I_C = 0$ )		$I_{EBO}$	—	2.0 mAdc

**ON CHARACTERISTICS (1)**

DC Current Gain ( $I_C = 10 \text{ A dc}$ , $V_{CE} = 5.0 \text{ Vdc}$ ) ( $I_C = 15 \text{ A dc}$ , $V_{CE} = 5.0 \text{ Vdc}$ )	$h_{FE}$	400 100	15,000 —	—
Collector-Emitter Saturation Voltage ( $I_C = 10 \text{ A dc}$ , $I_B = 100 \text{ mA}$ ) ( $I_C = 15 \text{ A dc}$ , $I_B = 150 \text{ mA}$ )	$V_{CE(sat)}$	— —	2.0 3.4	Vdc
Base-Emitter On Voltage $I_C = 10 \text{ A}$ , $V_{CE} = 5.0 \text{ Vdc}$	$V_{BE(on)}$	—	2.8	Vdc
Base-Emitter Saturation Voltage ( $I_C = 15 \text{ A dc}$ , $I_B = 150 \text{ mA}$ )	$V_{BE(sat)}$	—	3.8	Vdc

**DYNAMIC CHARACTERISTICS**


Magnitude of Common Emitter Small Signal Short Circuit Forward Current Transfer Ratio ( $I_C = 10 \text{ A dc}$ , $V_{CE} = 3.0 \text{ Vdc}$ , $f = 1.0 \text{ MHz}$ )	$[h_{fe}]$	3.0	—	—
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 0.1 \text{ MHz}$ ) MJ11018, MJ11020, MJ11022 MJ11017, MJ11019, MJ11021	$C_{ob}$	— —	400 600	pF
Small-Signal Current Gain ( $I_C = 10 \text{ A dc}$ , $V_{CE} = 3.0 \text{ Vdc}$ , $f = 1.0 \text{ kHz}$ )	$h_{fe}$	100	—	—

**SWITCHING CHARACTERISTICS**

Characteristics	Symbol	Typical		Unit
		NPN	PNP	
Delay Time	$t_d$	150	75	ns
Rise Time	$t_r$	1.2	0.5	$\mu\text{s}$
Storage Time	$t_s$	4.4	2.7	$\mu\text{s}$
Fall Time	$t_f$	10.0	2.5	$\mu\text{s}$

(1) Pulsed Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle  $\leq 2\%$

**FIGURE 2 — SWITCHING TIMES TEST CIRCUIT**



For NPN test circuit reverse diode and voltage polarities.



FIGURE 3 — THERMAL RESPONSE





FIGURE 4 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA (FBSOA)




## FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$  VCE limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 4 is based on  $T_J(pk) = 175^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) \leq 175^\circ\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 3. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 5 — MAXIMUM RBSOA, REVERSE BIAS SAFE OPERATING AREA



## REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off; in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 5 gives RBSOA characteristics.

FIGURE 6 — DC CURRENT GAIN





FIGURE 7 — COLLECTOR SATURATION REGION







FIGURE 8 — "ON" VOLTAGES



NPN PNP  
**MJ11028 MJ11029**  
**MJ11030 MJ11031**  
**MJ11032 MJ11033**



**MOTOROLA**

**HIGH-CURRENT COMPLEMENTARY  
 SILICON TRANSISTORS**

...for use as output devices in complementary general purpose amplifier applications.

- High DC Current Gain —  $h_{FE} = 1000$  (Min) @  $I_C = 25$  Adc  
 $h_{FE} = 400$  (Min) @  $I_C = 50$  Adc
- Curves to 100 A (Pulsed)
- Diode Protection to Rated  $I_C$
- Monolithic Construction with Built-In Base-Emitter Shunt Resistor
- Junction Temperature to +200°C


**MAXIMUM RATINGS**

Rating	Symbol	MJ11028 MJ11029	MJ11030 MJ11031	MJ11032 MJ11033	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	90	120	Vdc
Collector-Base Voltage	$V_{CB}$	60	90	120	Vdc
Emitter-Base Voltage	$V_{EB}$	5			Vdc
Collector Current—Continuous	$I_C$	50			Adc
Peak	$I_{CM}$	100			
Base Current—Continuous	$I_B$	2			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	300			Watts
Derate above $25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$		1.71			$W/^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +200			$^\circ\text{C}$

**THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Maximum Lead Temperature for Soldering Purposes for $\leq 10$ seconds	$T_L$	275	$^\circ\text{C}$
Thermal Resistance Junction to Case	$R_{\theta JC}$	0.584	$^\circ\text{C}$



**FIGURE 1 — DARLINGTON CIRCUIT SCHEMATIC**



**50 AMPERE**

**COMPLEMENTARY SILICON  
 DARLINGTON  
 POWER TRANSISTOR**

**60–120 VOLTS  
 300 WATTS**



STYLE 1:  
 PIN 1. BASE  
 2. EMITTER  
 CASE. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.35	38.37	1.510	1.550
B	19.30	21.08	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.60	0.057	0.063
E	—	3.43	—	0.135
F	29.50	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.84	17.15	0.665	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.08	0.151	0.161
R	24.89	26.67	0.980	1.050

**CASE 197-01**  
 (TO-3 Except Pin Diameter)

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)


Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Breakdown Voltage (1) ( $I_C = 100\text{ mAdc}$ , $I_B = 0$ )	$BV_{CEO}$	60 90 120	—	Vdc
Collector-Emitter Leakage Current ( $V_{CE} = 60\text{ Vdc}$ , $R_{BE} = 1\text{ k ohm}$ ) ( $V_{CE} = 90\text{ Vdc}$ , $R_{BE} = 1\text{ k ohm}$ ) ( $V_{CE} = 120\text{ Vdc}$ , $R_{BE} = 1\text{ k ohm}$ ) ( $V_{CE} = 60\text{ Vdc}$ , $R_{BE} = 1\text{ k ohm}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 90\text{ Vdc}$ , $R_{BE} = 1\text{ k ohm}$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CE} = 120\text{ Vdc}$ , $R_{BE} = 1\text{ k ohm}$ , $T_C = 150^\circ\text{C}$ )	$I_{CER}$	— — — — — —	2 2 2 10 10 10	mAdc
Emitter Cutoff Current ( $V_{BE} = 5\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	5	mAdc
Collector-Emitter Leakage Current ( $V_{CE} = 50\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	—	2	mAdc

**ON CHARACTERISTICS (1)**


DC Current Gain ( $I_C = 25\text{ Adc}$ , $V_{CE} = 5\text{ Vdc}$ ) ( $I_C = 50\text{ Adc}$ , $V_{CE} = 5\text{ Vdc}$ )	$h_{FE}$	1 k 400	18 k —	—
Collector-Emitter Saturation Voltage ( $I_C = 25\text{ Adc}$ , $I_B = 250\text{ mAdc}$ ) ( $I_C = 50\text{ Adc}$ , $I_B = 500\text{ mAdc}$ )	$V_{CE(sat)}$	— —	2.5 3.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 25\text{ Adc}$ , $I_B = 200\text{ mAdc}$ ) ( $I_C = 50\text{ Adc}$ , $I_B = 300\text{ mAdc}$ )	$V_{BE(sat)}$	— —	3.0 4.5	Vdc

(1) Pulse Test: Pulse Width  $< 300\text{ }\mu\text{s}$ , Duty Cycle  $< 2.0\%$ .

**FIGURE 2 — DC SAFE OPERATING AREA**




**FIGURE 3 — DC CURRENT GAIN**



There are two limitations on the power-handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 2 is based on  $T_{J(pk)} = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

**FIGURE 4 — "ON" VOLTAGE**





## Designers Data Sheet

## HORIZONTAL DEFLECTION TRANSISTOR

... specifically designed for use in large screen color deflection circuits.

- Collector-Emitter Voltage —  
 $V_{CEX} = 1500$  Volts
- Glassivated Base-Collector Junction
- Forward Bias Safe Operating Area @  $50 \mu s = 15 A, 300 V$
- Switching Times with Inductive Loads —  
 $t_f = 0.65 \mu s$  (Typ) @  $I_C = 2.0 A$

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	750	Vdc
Collector-Emitter Voltage	$V_{CEX}$	1500	Vdc
Emitter-Base Voltage	$V_{EBO}$	5.0	Vdc
Collector Current — Continuous	$I_C$	2.5	A dc
Base Current — Continuous	$I_B$	2.0	A dc
Emitter Current — Continuous	$I_E$	4.5	A dc
Total Power Dissipation @ $T_C = 25^\circ C$ @ $T_C = 100^\circ C$	$P_D$	75 30	Watts
Derate above $25^\circ C$		0.6	W/ $^\circ C$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150	$^\circ C$

## THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.67	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	$^\circ C$

2.5 AMPERE  
NPN SILICON  
POWER TRANSISTOR

1500 VOLTS  
75 WATTS

Designer's Data for  
"Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



## NOTES

- DIMENSIONS Q AND V ARE DATUMS.
- $\square$  IS SEATING PLANE AND DATUM.
- POSITIONAL TOLERANCE FOR MOUNTING HOLE D:

$$\pm 0.13 (0.005) \text{ T } \square \text{ V } \square$$

FOR LEADS

$$\pm 0.13 (0.005) \text{ T } \square \text{ V } \square \text{ D } \square$$

- DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1913.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A		39.37	-	1.550
B		21.08	-	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.48 BSC		0.215 BSC	
J	15.89 BSC		0.625 BSC	
K	11.18	12.19	0.440	0.480
L	3.81	4.19	0.150	0.165
M		26.67		1.050
N	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 105


STYLE 1  
PIN 1 BASE  
2 EMITTER  
CASE COLLECTOR

ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (I <sub>C</sub> = 50 mA dc, I <sub>B</sub> = 0)	V <sub>CE(sus)</sub>	750	—	—	V <sub>dc</sub>
Collector Cutoff Current (V <sub>CE</sub> = 1500 V <sub>dc</sub> , V <sub>BE</sub> = 0)	I <sub>CES</sub>	—	—	1.0	mA <sub>dc</sub>
Emitter Cutoff Current (V <sub>BE</sub> = 5.0 V <sub>dc</sub> , I <sub>C</sub> = 0)	I <sub>EBO</sub>	—	—	0.1	mA <sub>dc</sub>
ON CHARACTERISTICS (1)					
Collector-Emitter Saturation Voltage (I <sub>C</sub> = 2.0 A dc, I <sub>B</sub> = 1.8 A dc)	V <sub>CE(sat)</sub>	—	—	5.0	V <sub>dc</sub>
Base-Emitter Saturation Voltage (I <sub>C</sub> = 2.0 A dc, I <sub>B</sub> = 1.8 A dc)	V <sub>BE(sat)</sub>	—	—	1.5	V <sub>dc</sub>
Second Breakdown Collector Current with Base-Forward Biased	I <sub>S/B</sub>	See Figure 14			—
DYNAMIC CHARACTERISTICS					
Output Capacitance (V <sub>CB</sub> = 10 V <sub>dc</sub> , I <sub>E</sub> = 0, f = 0.1 MHz)	C <sub>ob</sub>	—	50	—	pF
Current Gain — Bandwidth Product (1) (I <sub>C</sub> = 0.1 A dc, V <sub>CE</sub> = 5.0 V <sub>dc</sub> , f <sub>test</sub> = 1.0 MHz)	f <sub>T</sub>	—	4.0	—	MHz
SWITCHING CHARACTERISTICS					
Fall Time (I <sub>C</sub> = 2.0 A dc, I <sub>B1</sub> = 1.0 A dc, I <sub>B</sub> = 12 μH, See Figure 1)	t <sub>f</sub>	—	0.65	1.0	μs

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle = 2%.

FIGURE 1 — TEST CIRCUIT



DRIVER TRANSFORMER (T1)

Motorola part number 25D68782A-05-1/4" laminate "E" iron core. Primary Inductance — 39 mH, Secondary Inductance — 22 mH, Leakage Inductance with primary shorted — 2.0 μH, Primary 260 turns #28 AWG enamel wire, Secondary 17 turns, #22 AWG enamel wire.



## 1.3

## BASE DRIVE: The Key to Performance

By now, the concept of controlling the shape of the turn-off base current is widely accepted and applied in horizontal deflection design. The problem stems from the fact that good saturation of the output device, prior to turn-off, must be assured. This is accomplished by providing more than enough  $I_{B1}$  to satisfy the lowest gain output device  $h_{FE}$  at the end of scan  $I_{CM}$ . Worst case component variations and maximum high voltage loading must also be taken into account.

If the base of the output transistor is driven by a very low impedance source, the turn-off base current will reverse very quickly as shown in Figure 2. This results in rapid, but only partial, collector turn-off, because excess carriers become trapped in the high resistivity collector and the transistor is still conductive. This is a high dissipation mode, since the collector voltage is rising very rapidly. The problem is overcome by adding inductance to the base circuit to slow the base current reversal as shown in Figure 3, thus allowing excess carrier recombination in the collector to occur while the base current is still flowing.

Choosing the right  $L_B$  is usually done empirically, since the equivalent circuit is complex, and since there are several important variables ( $I_{CM}$ ,  $I_{B1}$ , and  $h_{FE}$  at  $I_{CM}$ ). One method is to plot fall time as a function of  $L_B$ , at the desired conditions, for several devices within the  $h_{FE}$  specification. A more informative method is to plot power dissipation versus  $I_{B1}$  for a range of values of  $L_B$  as shown

in Figures 4 and 5. This shows the parameter that really matters, dissipation, whether caused by switching or by saturation. The negative slope of these curves at the left (low  $I_{B1}$ ) is caused by saturation losses. The positive slope portion at higher  $I_{B1}$ , and low values of  $L_B$  is due to switching losses as described above. Note that for very low  $L_B$  a very narrow optimum is obtained. This occurs when  $I_{B1} h_{FE} = I_{CM}$ , and therefore would be acceptable only for the "typical" device with constant  $I_{CM}$ . As  $L_B$  is increased, the curves become broader and flatter above the  $I_{B1} h_{FE} = I_{CM}$  point as the turn-off "tails" are brought under control. Eventually, if  $L_B$  is raised too far, the dissipation all across the curve will rise, due to poor initiation of switching rather than tailing. Plotting this type of curve family for devices of different  $h_{FE}$ , essentially moves the curves to the left or right according to the relation  $I_{B1} h_{FE} = \text{constant}$ . It then becomes obvious that, for a specified  $I_{CM}$ , an  $L_B$  can be chosen which will give low dissipation over a range of  $h_{FE}$  and/or  $I_{B1}$ . The only remaining decision is to pick  $I_{B1}$  high enough to accommodate the lowest  $h_{FE}$  part specified. Figure 8 gives values recommended for  $L_B$  and  $I_{B1}$  for this device over a wide range of  $I_{CM}$ . These values were chosen from a large number of curves like Figure 4 and Figure 5. Neither  $L_B$  nor  $I_{B1}$  are absolutely critical, as can be seen from the examples shown, and values of Figure 8 are provided for guidance only.

## TEST CIRCUIT WAVEFORMS

FIGURE 2





FIGURE 3



## TEST CIRCUIT OPTIMIZATION

The test circuit may be used to evaluate devices in the conventional manner, i.e., to measure fall time, storage time, and saturation voltage. However, this circuit was designed to evaluate devices by a simple criterion, power supply input. Excessive power input can be caused by a variety of problems, but it is the dissipation in the transistor that is of fundamental importance.

Once the required transistor operating current is determined, fixed circuit values may be selected from the table. Factory testing is performed by reading the current meter only, since the input power is proportional to current. No adjustment of the test apparatus is required.

FIGURE 4 – OPTIMIZING DRIVE @  $I_C = 0.75\text{ A}$




FIGURE 5 – OPTIMIZING DRIVE @  $I_C = 1.5\text{ A}$




FIGURE 6 – OPTIMIZING DRIVE @  $I_C = 2.0\text{ A}$




FIGURE 7 – SWITCHING BEHAVIOR versus TEMPERATURE




FIGURE 8 – OPTIMUM DRIVE CONDITIONS





FIGURE 9 – SWITCHING BEHAVIOR versus  $I_{CM}$



1.3

FIGURE 10 – THERMAL RESPONSE




FIGURE 11 – COLLECTOR SATURATION REGION




FIGURE 12 – DC CURRENT GAIN




FIGURE 13 – "ON" VOLTAGES





FIGURE 14 – MAXIMUM FORWARD BIAS SAFE OPERATING AREA



## NOTE:

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The 50  $\mu$ s SB curve is beyond the thermal limits of this part. However, the parts will survive a transient that remains within these SB limits without failing.



ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage ( $I_C = 50\text{ mAdc}$ , $I_B = 0$ )	$V_{CE(sus)}$	750	—	—	Vdc
Collector Cutoff Current ( $V_{CE} = 1500\text{ Vdc}$ , $V_{BE} = 0$ )	$I_{CES}$	—	—	1.0	mA
Emitter Cutoff Current ( $V_{BE} = 5.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mA
ON CHARACTERISTICS (1)					
Collector-Emitter Saturation Voltage ( $I_C = 3.0\text{ Adc}$ , $I_B = 1.2\text{ Adc}$ )	$V_{CE(sat)}$	—	—	5.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 3.0\text{ Adc}$ , $I_B = 1.2\text{ Adc}$ )	$V_{BE(sat)}$	—	—	1.5	Vdc
Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 5			—
DYNAMIC CHARACTERISTICS					
Current-Gain — Bandwidth Product ( $I_C = 0.1\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ , $f_{test} = 1.0\text{ MHz}$ )	$f_T$	—	4	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 0.1\text{ MHz}$ )	$C_{ob}$	—	90	—	pF
SWITCHING CHARACTERISTICS					
Fall Time ( $I_C = 3.0\text{ Adc}$ , $I_{B1} = 1.2\text{ Adc}$ , $L_B = 8.0\text{ }\mu\text{H}$ , See Figure 1)	$t_f$	—	0.5	1.0	$\mu\text{s}$

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle = 2%.

FIGURE 2 – DC CURRENT GAIN




FIGURE 4 – "ON" VOLTAGES




FIGURE 3 – COLLECTOR SATURATION REGION





FIGURE 5 – MAXIMUM FORWARD BIAS SAFE OPERATING AREA



## NOTE:

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The 50  $\mu\text{s}$  and 1 ms curves are beyond the thermal limits of this part. However, the parts will survive a transient that remains within these SB limits without failing.








ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage ( $I_C = 50$ mAdc, $I_B = 0$ )	$V_{CE(sus)}$	750	—	—	Vdc
Collector Cutoff Current ( $V_{CE} = 1500$ Vdc, $V_{BE} = 0$ )	$I_{CES}$	—	—	1.0	mA
Emitter Cutoff Current ( $V_{BE} = 5.0$ Vdc, $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mA
ON CHARACTERISTICS (1)					
Collector-Emitter Saturation Voltage ( $I_C = 4.5$ A dc, $I_B = 1.8$ A dc) ( $I_C = 3.5$ A dc, $I_B = 1.5$ A dc)	$V_{CE(sat)}$	— —	— —	5.0 5.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 4.5$ A dc, $I_B = 1.8$ A dc) ( $I_C = 3.5$ A dc, $I_B = 1.5$ A dc)	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc
Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 14			
DYNAMIC CHARACTERISTICS					
Current-Gain — Bandwidth Product ( $I_C = 0.1$ A dc, $V_{CE} = 5.0$ Vdc, $f_{test} = 1$ MHz)	$f_T$	—	4	—	MHz
Output Capacitance ( $V_{CB} = 10$ Vdc, $I_E = 0$ , $f = 0.1$ MHz)	$C_{ob}$	—	125	—	pF
SWITCHING CHARACTERISTICS					
Fall Time ( $I_C = 4.5$ A dc, $I_B = 1.8$ A dc, $L_B = 8.0$ $\mu$ H, See Figure 1) $T_C = 25^\circ C$ $T_C = 100^\circ C$	$t_f$	— —	0.4 0.6	1.0 —	$\mu s$

(1) Pulse Test: Pulse Width  $\leq 300$   $\mu$ s, Duty Cycle = 2%.

## BASE DRIVE: The Key to Performance

By now, the concept of controlling the shape of the turn-off base current is widely accepted and applied in horizontal deflection design. The problem stems from the fact that good saturation of the output device, prior to turn-off, must be assured. This is accomplished by providing more than enough  $I_{B1}$  to satisfy the lowest gain output device  $h_{FE}$  at the end of scan  $I_{CM}$ . Worst-case component variations and maximum high voltage loading must also be taken into account.

If the base of the output transistor is driven by a very low impedance source, the turn-off base current will reverse very quickly as shown in Figure 2. This results in rapid, but only partial, collector turn-off, because excess carriers become trapped in the high resistivity collector and the transistor is still conductive. This is a high dissipation mode, since the collector voltage is rising very rapidly. The problem is overcome by adding inductance to the base circuit to slow the base current reversal as shown in Figure 3, thus allowing excess carrier recombination in the collector to occur while the base current is still flowing.

Choosing the right  $L_B$  is usually done empirically, since the equivalent circuit is complex, and since there are several important variables ( $I_{CM}$ ,  $I_{B1}$ , and  $h_{FE}$  at  $I_{CM}$ ). One method is to plot fall time as a function of  $L_B$ , at the desired conditions, for several devices within the  $h_{FE}$  specification. A more informative method is to plot power dissipation versus  $I_{B1}$  for a range of values of  $L_B$  as shown

in Figures 4 and 5. This shows the parameter that really matters, dissipation, whether caused by switching or by saturation. The negative slope of these curves at the left (low  $I_{B1}$ ) is caused by saturation losses. The positive slope portion at higher  $I_{B1}$ , and low values of  $L_B$  is due to switching losses as described above. Note that for very low  $L_B$  a very narrow optimum is obtained. This occurs when  $I_{B1} h_{FE} = I_{CM}$ , and therefore would be acceptable only for the "typical" device with constant  $I_{CM}$ . As  $L_B$  is increased, the curves become broader and flatter above the  $I_{B1} h_{FE} = I_{CM}$  point as the turn-off "tails" are brought under control. Eventually, if  $L_B$  is raised too far, the dissipation all across the curve will rise, due to poor initiation of switching rather than tailing. Plotting this type of curve family for devices of different  $h_{FE}$ , essentially moves the curves to the left or right according to the relation  $I_{B1} h_{FE} = \text{constant}$ . It then becomes obvious that, for a specified  $I_{CM}$ , an  $L_B$  can be chosen which will give low dissipation over a range of  $h_{FE}$  and/or  $I_{B1}$ . The only remaining decision is to pick  $I_{B1}$  high enough to accommodate the lowest  $h_{FE}$  part specified. Figure 8 gives values recommended for  $L_B$  and  $I_{B1}$  for this device over a wide range of  $I_{CM}$ . These values were chosen from a large number of curves like Figure 4 and Figure 5. Neither  $L_B$  nor  $I_{B1}$  are absolutely critical, as can be seen from the examples shown, and values of Figure 8 are provided for guidance only.

## TEST CIRCUIT WAVEFORMS

FIGURE 2





FIGURE 3



## TEST CIRCUIT OPTIMIZATION

The test circuit may be used to evaluate devices in the conventional manner, i.e., to measure fall time, storage time, and saturation voltage. However, this circuit was designed to evaluate devices by a simple criterion, power supply input. Excessive power input can be caused by a variety of problems, but it is the dissipation in the transistor that is of fundamental importance.

Once the required transistor operating current is determined, fixed circuit values may be selected from the table. Factory testing is performed by reading the current meter only, since the input power is proportional to current. No adjustment of the test apparatus is required.

FIGURE 4 – OPTIMIZING DRIVE @ 3.5 A



FIGURE 6 – SWITCHING BEHAVIOR versus TEMPERATURE  
 $I_{CM} = 3.5$  A,  $I_B = 1.5$  A,  $L_B = 14$   $\mu H$ 

FIGURE 8 – OPTIMUM DRIVE CONDITIONS







FIGURE 5 – OPTIMIZING DRIVE @ 4.5 A

FIGURE 7 – SWITCHING BEHAVIOR versus TEMPERATURE  
 $I_{CM} = 4.5$  A,  $I_B = 1.75$  A,  $L_B = 8$   $\mu H$ FIGURE 9 – SWITCHING BEHAVIOR versus  $I_{CM}$ 

## TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 10 — DC CURRENT GAIN






FIGURE 12 — COLLECTOR SATURATION REGION



## SAFE OPERATING AREA INFORMATION

FIGURE 11 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA




## NOTE:

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ — $V_{CE}$  limits of the transistor must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The 50  $\mu$ s SB curve is beyond the thermal limits of this part. However, the parts will survive a transient that remains within these SB limits without failing.

FIGURE 13 — "ON" VOLTAGES



## THERMAL RESPONSE

FIGURE 14 — MJ12004





FIGURE 15 — MJH12004




**MOTOROLA**
**MJ12005**
**1.3**

# **HORIZONTAL DEFLECTION TRANSISTOR**

... specifically designed for use in deflection circuits.

- $V_{CEX} = 1500$  V
- Glassivated Base-Collector Junction
- Safe Operating Area @  $50 \mu s = 20$  A, 400 V


## **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEX}$	1500	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0	Vdc
Collector Current — Continuous	$I_C$	8.0	Adc
Base Current — Continuous	$I_B$	4.0	Adc
Emitter Current — Continuous	$I_E$	12	Adc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	$P_D$	100 0.8	Watts W/ $^\circ C$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150	$^\circ C$

## **THERMAL CHARACTERISTICS**



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.25	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	$^\circ C$

**FIGURE 1 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA**



# **8 AMPERE NPN SILICON POWER TRANSISTOR**

1500 VOLTS  
100 WATTS



## **NOTES:**

1. DIMENSIONS Q AND V ARE DATUMS.
2.  $\overline{T}$  IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q:

$$\phi \pm 0.13 (0.005) \text{ (M) } T \text{ (V) } Q \text{ (M)}$$

## **FOR LEADS:**

$$\phi \pm 0.13 (0.005) \text{ (M) } T \text{ (V) } Q \text{ (M)}$$

4. DIMENSIONS AND TOLERANCES PER  
ANSI Y14.5, 1973.

DIM	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.039	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	15.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05



ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage ( $V_C = 50\text{ mAdc}$ , $I_B = 0$ )	$V_{CE(sus)}$	750	—	—	Vdc
Collector Cutoff Current ( $V_{CE} = 1500\text{ Vdc}$ , $V_{BE} = 0$ )	$I_{CES}$	—	—	0.25	mAdc
Emitter Cutoff Current ( $V_{BE} = 5.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	0.1	mAdc
ON CHARACTERISTICS (1)					
Collector-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ )	$V_{CE(sat)}$	—	—	5.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ )	$V_{BE(sat)}$	—	—	1.5	Vdc
Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	—	—	See Figure 1	
SWITCHING CHARACTERISTICS					
Fall Time ( $I_C = 5.0\text{ Adc}$ , $I_{B1} = 1.0\text{ Adc}$ , $L_B = 8.0\text{ }\mu\text{H}$ )	$t_f$	—	0.4	1.0	$\mu\text{s}$

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle = 2%.

FIGURE 2 – DC CURRENT GAIN





FIGURE 3 – SWITCHING TIMES TEST CIRCUIT



## DRIVER TRANSFORMER (T1)

Motorola part number 25D68782A-05-1/4" laminate "E" iron core.  
 Primary Inductance — 39 mH, Secondary Inductance — 0.22 mH,  
 Leakage Inductance with primary shorted — 2.0  $\mu\text{H}$ . Primary 260  
 turns, #28 AWG enamel wire, Secondary 17 turns, #22 AWG  
 enamel wire.

$I_C$ A	L mH	C $\mu\text{F}$
5.0	0.575	0.018

## HORIZONTAL DEFLECTION TRANSISTOR

... specifically designed for use in CRT deflection circuits.

- Collector-Emitter Voltage –  $V_{CEX} = 950$  Volts
- Glassivated Base-Collector Junction
- Forward Bias Safe Operating Area @  $50 \mu s = 30$  A, 300 V
- Switching Times with Inductive Loads –  
 $t_f = 0.5 \mu s$  (Typ) @  $I_C = 5.0$  A


### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	400	Vdc
Collector-Emitter Voltage	$V_{CEX}$	950	Vdc
Emitter-Base Voltage	$V_{EBO}$	5.0	Vdc
Collector Current – Continuous	$I_C$	10	Adc
Base Current – Continuous	$I_B$	5.0	Adc
Emitter Current – Continuous	$I_E$	15	Adc
Total Power Dissipation @ $T_C = 25^{\circ}C$ $T_C = 100^{\circ}C$ Derate above $25^{\circ}C$	$P_D$	100 40 0.8	Watts Watts W/ $^{\circ}C$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150	$^{\circ}C$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.25	$^{\circ}\text{C/W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	$^{\circ}\text{C}$

FIGURE 1 – TEST CIRCUIT





DRIVER TRANSFORMER (T1)

Motorola part number 25D68782A-05-1/4" laminate "E" iron core  
Primary Inductance - 39 mH, Secondary Inductance - 0.22 mH  
Leakage Inductance with primary shorted - 2.0  $\mu$ H, Primary 280  
turns, #28 AWG enamel wire, Secondary 17 turns, #22 AWG  
enamel wire

10 AMPERE

**NPN SILICON  
POWER TRANSISTOR**

950 VOLTS  
100 WATTS



STYLE 1:  
PIN 1. BASE  
2. EMITTER  
CASE-COLLECTOR

## NOTES

1. DIMENSIONS Q AND V ARE DATUMS.
2.  $\boxed{-T-}$  IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q:

13 (0 005) (M) T V (M)

**FOR LEADS:**

◆	0.13 (0.005) (M) T	V (M)	Q (M)
---	--------------------	-------	-------

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.37	-	1.55
B	-	21.08	-	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	-	26.67	-	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1.05

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage ( $I_C = 50\text{ mA dc}$ , $I_B = 0$ )	$V_{CE(sus)}$	400	—	—	Vdc
Collector Cutoff Current ( $V_{CE} = 950\text{ Vdc}$ , $V_{BE} = 0$ )	$I_{CES}$	—	—	1.0	mA dc
Emitter Cutoff Current ( $V_{BE} = 5.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mA dc
ON CHARACTERISTICS (1)					
Collector-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.2\text{ Adc}$ )	$V_{CE(sat)}$	—	—	5.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.2\text{ Adc}$ )	$V_{BE(sat)}$	—	—	1.5	Vdc
Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 5			—
DYNAMIC CHARACTERISTICS					
Current-Gain — Bandwidth Product ( $I_C = 0.1\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ , $f_{test} = 1.0\text{ MHz}$ )	$f_T$	—	6.0	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 0.1\text{ MHz}$ )	$C_{ob}$	—	150	—	pF
SWITCHING CHARACTERISTICS					
Fall Time ( $I_C = 5.0\text{ Adc}$ , $I_{B1} = 1.2\text{ Adc}$ , $L_B = 8.0\text{ }\mu\text{H}$ , See Figure 1)	$t_f$	—	0.5	1.0	$\mu\text{s}$

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle = 2%.

FIGURE 2 — DC CURRENT GAIN




FIGURE 4 — "ON" VOLTAGES




FIGURE 3 — COLLECTOR SATURATION REGION





FIGURE 5 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA



## NOTE:

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The 50  $\mu\text{s}$  and 1 ms curves are beyond the thermal limits of this part. However, the parts will survive a transient that remains within these SB limits without failing.


**MOTOROLA**
**MJ12020  
MJ12021  
MJ12022**

## Designer's Data Sheet

### HIGH PERFORMANCE NPN DEFLECTION TRANSISTORS

These transistors are designed for high resolution video systems, such as, high density graphic displays, data terminals, video scanners . . . wherever high frequency deflection is required.

- Fast Turn-Off Times
- Maximum Storage and Fall Times Specified at 100°C
- Operating Junction Temperature Range -65°C to +200°C
- High  $f_T$  of 15 MHz

**5.0, 8.0 and 15 AMPERE**

### NPN SILICON DEFLECTION POWER TRANSISTORS

**850 VOLTS  
125, 150 and 175 WATTS**

#### Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.




#### MAXIMUM RATINGS

Rating	Symbol	MJ12020	MJ12021	MJ12022	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$		450		Vdc
Collector-Emitter Voltage	$V_{CEV}$		850		Vdc
Emitter Base Voltage	$V_{EB}$		6.0		Vdc
Collector Current — Continuous	$I_C$	5.0	8.0	15	Adc
— Peak (1)	$I_{CM}$	10	16	20	
Base Current — Continuous	$I_B$	4.0	6.0	10	Adc
— Peak (1)	$I_{BM}$	8.0	12	15	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$ Derate above 25°C	$P_D$	125 71.5 0.714	150 85.5 0.86	175 100 1.0	Watts W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200			°C

#### THERMAL CHARACTERISTICS

Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.4	1.17	1.0	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275			°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.



DIM	MIN	MAX	MIN	MAX
A	39.37	—	1.550	—
B	21.08	—	0.830	—
C	7.35	7.62	0.290	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	35.15 BSC	—	1.38 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	15.89 BSC	—	0.625 BSC	—
K	11.18	12.19	0.440	0.480
L	3.81	4.19	0.151	0.165
M	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.151	0.165

CASE 1-05  
TO-204AA (TO-3)

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS (1)</b>					
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	450	—	—	Vdc
Collector Cutoff Current ( $V_{CEV} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	—	—	0.25 1.5	mA
Collector Cutoff Current ( $V_{CE} = 850\text{ Vdc}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	2.5	mA
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mA

**SECOND BREAKDOWN**

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figures 19, 21 or 23			
Turn-Off SOA with Base Reverse Biased	RBSOA	See Figures 20, 22 or 24			

**ON CHARACTERISTICS (1)**

Collector-Emitter Saturation Voltage ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.6\text{ Adc}$ ) MJ12020 ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) MJ12021 ( $I_C = 10\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ ) MJ12022	$V_{CE(sat)}$	— — —	— — —	1.2 1.2 1.2	Vdc
Base-Emitter Saturation Voltage ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.6\text{ Adc}$ ) MJ12020 ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) MJ12021 ( $I_C = 10\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ ) MJ12022	$V_{BE(sat)}$	— — —	— — —	1.5 1.5 1.5	Vdc
DC Current Gain ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ ) MJ12020 ( $I_C = 8.0\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ ) MJ12021 ( $I_C = 15\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ ) MJ12022	$h_{FE}$	5.0 5.0 5.0	— — —	— — —	—

**DYNAMIC CHARACTERISTICS**

Current Gain Bandwidth Product ( $I_C = 0.3\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1.0\text{ MHz}$ ) MJ12020 ( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1.0\text{ MHz}$ ) MJ12021 ( $I_C = 1.3\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1.0\text{ MHz}$ ) MJ12022	$f_T$	15 15 15	— — —	— — —	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 1.0\text{ kHz}$ ) MJ12020 MJ12021 MJ12022	$C_{ob}$	— — —	— — —	200 350 400	pF

(1) Pulse Test: Pulse Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic		Symbol	Min	Typ	Max	Unit	
SWITCHING CHARACTERISTICS							
MJ12020							
Inductive Switching, Clamped Drive							
Storage Time	$(I_C = 3.0 \text{ Adc}, I_B = 0.6 \text{ Adc}, V_{CC} = 40 \text{ Vdc}, V_{BE(\text{off})} = 4.0 \text{ Vdc}, \text{Pulse Width} = 8.0 \mu\text{s}, \text{Duty Cycle} \leq 2\%)$ See Table 1	$T_J = 25^\circ\text{C}$	$t_s$	—	440	1200	ns
Fall Time			$t_f$	—	130	300	
Storage Time	Duty Cycle $\leq 2\%$ See Table 1	$T_J = 100^\circ\text{C}$	$t_s$	—	550	1500	
Fall Time			$t_f$	—	200	500	
Inductive Switching, Series Base Inductance							
Fall Time ( $I_C = 3.0 \text{ Adc}, I_B = 0.6 \text{ Adc}, L_B = 24 \mu\text{H}$ ) See Table 2			$t_f$	—	175	—	ns
MJ12021							
Inductive Switching, Clamped Drive							
Storage Time	$(I_C = 5.0 \text{ Adc}, I_B = 1.0 \text{ Adc}, V_{CC} = 60 \text{ Vdc}, V_{BE(\text{off})} = 4.0 \text{ Vdc}, \text{Pulse Width} = 8.0 \mu\text{s}, \text{Duty Cycle} \leq 2\%)$ See Table 1	$T_J = 25^\circ\text{C}$	$t_s$	—	550	1200	ns
Fall Time			$t_f$	—	100	300	
Storage Time	Duty Cycle $\leq 2\%$ See Table 1	$T_J = 100^\circ\text{C}$	$t_s$	—	750	1600	
Fall Time			$t_f$	—	180	500	
Inductive Switching, Series Base Inductance							
Fall Time ( $I_C = 5.0 \text{ Adc}, I_B = 1.0 \text{ Adc}, L_B = 24 \mu\text{H}$ ) See Table 2			$t_f$	—	300	—	ns
MJ12022							
Inductive Switching, Clamped Drive							
Storage Time	$(I_C = 10 \text{ Adc}, I_B = 2.0 \text{ Adc}, V_{CC} = 120 \text{ Vdc}, V_{BE(\text{off})} = 4.0 \text{ Vdc}, \text{Pulse Width} = 8.0 \mu\text{s}, \text{Duty Cycle} \leq 2\%)$ See Table 1	$T_J = 25^\circ\text{C}$	$t_s$	—	820	1800	ns
Fall Time			$t_f$	—	100	300	
Storage Time	Duty Cycle $\leq 2\%$ See Table 1	$T_J = 100^\circ\text{C}$	$t_s$	—	1100	2500	
Fall Time			$t_f$	—	130	400	
Inductive Switching, Series Base Inductance							
Fall Time ( $I_C = 10 \text{ Adc}, I_B = 2.0 \text{ Adc}, L_B = 24 \mu\text{H}$ ) See Table 2			$t_f$	—	350	—	ns



## TYPICAL ELECTRICAL CHARACTERISTICS

## MJ12020

FIGURE 1 — DC CURRENT GAIN





FIGURE 2 — COLLECTOR SATURATION REGION



## MJ12021

FIGURE 3 — DC CURRENT GAIN





FIGURE 4 — COLLECTOR SATURATION REGION



## MJ12022

FIGURE 5 — DC CURRENT GAIN





FIGURE 6 — COLLECTOR SATURATION REGION



TYPICAL ELECTRICAL CHARACTERISTICS

MJ12020

FIGURE 7 — COLLECTOR-EMITTER SATURATION VOLTAGE





FIGURE 8 — BASE-EMITTER VOLTAGE



MJ12021

FIGURE 9 — COLLECTOR-EMITTER SATURATION VOLTAGE





FIGURE 10 — BASE-EMITTER VOLTAGE



MJ12022

FIGURE 11 — COLLECTOR-EMITTER SATURATION VOLTAGE





FIGURE 12 — BASE-EMITTER VOLTAGE



## TYPICAL DYNAMIC CHARACTERISTICS

## MJ12020

FIGURE 13 — STORAGE TIME





FIGURE 14 — FALL TIME



## MJ12021

FIGURE 15 — STORAGE TIME





FIGURE 16 — FALL TIME



## MJ12022

FIGURE 17 — STORAGE TIME





FIGURE 18 — FALL TIME



SAFE OPERATING AREA INFORMATION

MJ12020

FIGURE 19 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA





FIGURE 20 — MAXIMUM RATED TURN-OFF SAFE OPERATING AREA



MJ12021

FIGURE 21 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA





FIGURE 22 — MAXIMUM RATED TURN-OFF SAFE OPERATING AREA



MJ12022

FIGURE 23 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA





FIGURE 24 — MAXIMUM RATED TURN-OFF SAFE OPERATING AREA



## SAFE OPERATING AREA INFORMATION

## FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 19, 21 and 23 are based on  $T_C = 25^\circ\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figures 19, 21 and 23 may be found at any case temperature by using the appropriate curve on Figure 28.

$T_J(pk)$  may be calculated from the data in Figures 29, 30 or 31. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## TURN-OFF

In deflection circuits, high voltage and high current normally do not occur simultaneously during turn-off with the base-emitter reverse biased. The safe level of operating these devices is specified as the Turn-Off Safe Operating Area, and represents the area the lead line may traverse during reverse biased turn off. For reliable operation, all abnormal operating conditions should be checked for operation within this area.





FIGURE 25 — CAPACITANCE VARIATION  
MJ12020FIGURE 26 — CAPACITANCE VARIATION  
MJ12021FIGURE 27 — CAPACITANCE VARIATION  
MJ12022

FIGURE 28 — POWER DERATING



## THERMAL RESPONSE

FIGURE 29 — MJ12020




FIGURE 30 — MJ12021




FIGURE 31 — MJ12022








TABLE 1 — TEST CONDITIONS FOR DYNAMIC PERFORMANCE



T<sub>1</sub> adjusted to obtain I<sub>C(pk)</sub>  
 -V<sub>A</sub> adjusted to obtain V<sub>BE(off)</sub>

V <sub>BRICEO</sub>	Inductive Switching, Clamped Drive			Turn-Off SOA		
L = 10 mH R <sub>B2</sub> = ∞ V <sub>CC</sub> = 20 Vdc S1 — Open	MJ12020	MJ12021	MJ12022	MJ12020	MJ12021	MJ12022
*Tektronix P-6042 or Equivalent	C = 0.003 μF V <sub>CC</sub> = 40 Vdc	C = 0.020 μF V <sub>CC</sub> = 60 Vdc	C = 0.036 μF V <sub>CC</sub> = 120 Vdc	C = 0.003 μF V <sub>CC</sub> = 20 Vdc	C = 0.020 μF V <sub>CC</sub> = 35 Vdc	C = 0.037 μF V <sub>CC</sub> = 55 Vdc
	L = 100 μH, S1 — Closed R <sub>B2</sub> = 0, R <sub>B1</sub> selected for required I <sub>B1</sub> Scope — Tektronix 7403 or Equivalent			L = 100 μH R <sub>B2</sub> = 0, R <sub>B1</sub> selected for required I <sub>B1</sub> S1 — Closed		

TABLE 2 — TEST CIRCUIT FOR INDUCTIVE SWITCHING WITH BASE INDUCTANCE



## DRIVER TRANSFORMER (T1)

Motorola part number 25D68782A-05-1/4" laminate "E" iron core.  
 Primary Inductance — 39 mH, Secondary Inductance — 0.22 mH,  
 Leakage Inductance with primary shorted — 2.0 μH, Primary 260  
 turns, #28 AWG enamel wire, Secondary 17 turns, #22 AWG  
 enamel wire.

Device	V <sub>CC</sub> (Volts)	I <sub>C(pk)</sub> (Amp)	C (μF)
MJ12020	20	3.0	0.003
MJ12021	35	5.0	0.020
MJ12022	55	10	0.036



# MOTOROLA

# MJ13014 MJ13015

# 1.3

## Designers Data Sheet

### SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

The MJ13014 and MJ13015 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits


#### Fast Turn - Off Times:

- 60 ns Inductive Fall Time @ 25°C (Typ)
- 120 ns Inductive Crossover Time @ 25°C (Typ)
- 800 ns Inductive Storage Time @ 25°C (Typ)

Operating Temperature Range -65 to +200°C

#### 100°C Performance Specified for:

- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents



10 AMPERE

### NPN SILICON POWER TRANSISTORS

350 AND 400 VOLTS  
150 WATTS

#### Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data - representing device characteristics boundaries - are given to facilitate "worst case" design.


#### MAXIMUM RATINGS

Rating	Symbol	MJ13014	MJ13015	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	350	400	Vdc
Collector-Emitter Voltage	$V_{CEV}$	550	600	Vdc
Emitter Base Voltage	$V_{EB}$	6.0		Vdc
Collector Current - Continuous	$I_C$	10		Adc
— Peak (1)	$I_{CM}$	20		
Base Current - Continuous	$I_B$	5.0		Adc
— Peak (1)	$I_{BM}$	10		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	150		Watts
Derate above 25°C		85.5		W/°C
@ $T_C = 100^\circ\text{C}$		0.86		
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.17	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.



#### NOTES

1. DIMENSIONS Q AND V ARE DATUMS.
2. [T] IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE D.

◆  $\pm 0.13$  (0.005) [T] V [Q]

FOR LEADS

◆  $\pm 0.13$  (0.005) [T] V [Q] [Q]

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	29.27	—	1.546	—
B	21.08	—	0.830	—
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	1.187 BSC		
G	10.92 BSC	0.430 BSC		
H	5.48 BSC	0.215 BSC		
J	16.89 BSC	0.665 BSC		
K	11.18	12.19	0.440	0.480
L	3.81	4.19	0.150	0.165
M	26.67	—	1.050	—
N	4.83	5.23	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05

ELECTRICAL CHARACTERISTICS ( $T_C = 25^{\circ}\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE0(sus)}$	350 400	— —	— —	Vdc
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^{\circ}\text{C}$ )	$I_{CEV}$	— —	— —	0.5 2.5	mA <sub>dc</sub>
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEV}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^{\circ}\text{C}$ )	$I_{CER}$	—	—	3.0	mA <sub>dc</sub>
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mA <sub>dc</sub>

## SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	$I_{S/b}$	See Figure 12		
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13		

## ON CHARACTERISTICS (1)

DC Current Gain ( $I_C = 2.5\text{ A}$ , $V_{CE} = 5\text{ Vdc}$ )	$h_{FE}$	12	—	40	—
Collector-Emitter Saturation Voltage ( $I_C = 5\text{ A}$ , $I_B = 1.0\text{ A}$ ) ( $I_C = 10\text{ A}$ , $I_B = 2.0\text{ A}$ ) ( $I_C = 5\text{ A}$ , $I_B = 1.0\text{ A}$ , $T_C = 100^{\circ}\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	1.4 5.0 2.4	Vdc
Base-Emitter Saturation Voltage ( $I_C = 5\text{ A}$ , $I_B = 1.0\text{ A}$ ) ( $I_C = 5\text{ A}$ , $I_B = 1.0\text{ A}$ , $T_C = 100^{\circ}\text{C}$ )	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc

## DYNAMIC CHARACTERISTICS

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	50	—	350	pF
--	----------	----	---	-----	----

## SWITCHING CHARACTERISTICS

Resistive Load (Table 1)					
Delay Time	( $V_{CC} = 250\text{ Vdc}$ , $I_C = 5.0\text{ A}$ , $I_{B1} = 1.0\text{ A}$ , $V_{BE(off)} = 5\text{ Vdc}$ , $T_C = 100^{\circ}\text{C}$ )	$t_d$	—	0.01	0.1 $\mu\text{s}$
Rise Time	$t_D = 25\ \mu\text{s}$ , Duty Cycle $\approx 2\%$ )	$t_r$	—	0.085	0.5 $\mu\text{s}$
Storage Time	( $V_{CC} = 250\text{ Vdc}$ , $I_C = 5.0\text{ A}$ , $I_{B1} = 1.0\text{ A}$ , $V_{BE(off)} = 5.0\text{ Vdc}$ , $t_D = 25\ \mu\text{s}$ , Duty Cycle $\approx 2\%$ )	$t_s$	—	0.8	2.0 $\mu\text{s}$
Fall Time		$t_f$	—	0.095	0.5 $\mu\text{s}$
Inductive Load, Clamped (Table 1)					
Storage Time	( $I_C = 5\text{ A (pk)}$ , $V_{clamp} = 250\text{ Vdc}$ , $I_{B1} = 1.0\text{ A}$ , $V_{BE(off)} = 5\text{ Vdc}$ , $T_C = 100^{\circ}\text{C}$ )	$t_{sv}$	—	1.5	3.5 $\mu\text{s}$
Crossover Time		$t_c$	—	0.25	1.0 $\mu\text{s}$
Fall Time		$t_{fi}$	—	0.12	— $\mu\text{s}$
Storage Time	( $I_C = 5\text{ A (pk)}$ , $V_{clamp} = 250\text{ Vdc}$ , $I_{B1} = 1.0\text{ A}$ , $V_{BE(off)} = 5\text{ Vdc}$ , $T_C = 25^{\circ}\text{C}$ )	$t_{sv}$	—	0.8	— $\mu\text{s}$
Crossover Time		$t_c$	—	0.12	— $\mu\text{s}$
Fall Time		$t_{fi}$	—	0.06	— $\mu\text{s}$

(1) Pulse Test:  $PW = 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

## DC CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION




FIGURE 6 – CAPACITANCE




TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE







	$V_{CE(sus)}$	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>PW Varied to Attain <math>I_C = 100</math> mA</p>	 <p>All Diodes - 1N4934 All NPN - MJE200 All PNP - MJE210</p> <p>Adjust R1 to obtain <math>I_{B1}</math> For switching and RBSOA, <math>R2 = 0</math> For <math>BV_{CEO(sus)}</math>, <math>R2 = \infty</math></p>	 <p>TURN ON TIME <math>I_{B1}</math> adjusted to obtain the forced <math>h_{FE}</math> desired</p> <p>TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit.</p>
CIRCUIT VALUES	<p><math>L_{coil} = 80</math> mH <math>V_{CC} = 10</math> V <math>R_{coil} = 0.7 \Omega</math></p>	<p><math>L_{coil} = 180 \mu H</math> <math>R_{coil} = 0.05 \Omega</math> <math>V_{CC} = 20</math> V</p> <p><math>V_{clamp} = 250</math> V <math>R_B</math> adjusted to attain desired <math>I_{B1}</math></p>	<p><math>V_{CC} = 250</math> V <math>R_L = 50 \Omega</math> Pulse Width = <math>10 \mu s</math></p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p><math>t_1</math> Adjusted to Obtain <math>I_C</math></p> <p><math>t_1 \approx \frac{L_{coil}(I_{Cpk}}{V_{CC}}</math></p> <p><math>t_2 \approx \frac{L_{coil}(I_{Cpk}}{V_{clamp}}</math></p> <p>Test Equipment Scopes - Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

FIGURE 7 - INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 - PEAK REVERSE CURRENT



## SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{SV}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{clamp}$

$t_{rV}$  = Voltage Rise Time, 10–90%  $V_{clamp}$

$t_{fI}$  = Current Fall Time, 90–10%  $I_C$

$t_{tI}$  = Current Tail, 10–2%  $I_C$

$t_C$  = Crossover Time, 10%  $V_{clamp}$  to 10%  $I_C$

An enlarged portion of the inductive switching waveforms

is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_C) f$$

In general,  $t_{rV} + t_{fI} \approx t_C$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_C$  and  $t_{SV}$ ) which are guaranteed at 100°C.

## RESISTIVE SWITCHING

FIGURE 9 – TURN-ON SWITCHING TIMES




FIGURE 10 – TURN-OFF TIME





FIGURE 11 – THERMAL RESPONSE





The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.

FIGURE 12 - FORWARD BIAS SAFE OPERATING AREA





FIGURE 13 - REVERSE BIAS SWITCHING SAFE OPERATING AREA



## SAFE OPERATING AREA INFORMATION

## FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 12 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(\text{pk})$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_J(\text{pk})$  may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives RBSOA characteristics.

FIGURE 14 - POWER DERATING





# MOTOROLA

# MJ13070 MJ13071

# 1.3

## Designer's Data Sheet

### SWITCHMODE II SERIES NPN SILICON POWER TRANSISTORS

The MJ13070 and MJ13071 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits


#### Fast Turn-Off Times

- 100 ns Inductive Fall Time @ 25°C (Typ)
- 150 ns Inductive Crossover Time @ 25°C (Typ)
- 400 ns Inductive Storage Time @ 25°C (Typ)

Operating Temperature Range -65 to +200°C

100°C Performance Specified for:

- Reverse-Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents



5 AMPERE

### NPN SILICON POWER TRANSISTORS

400 AND 450 VOLTS  
125 WATTS

#### Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.




### MAXIMUM RATINGS

Rating	Symbol	MJ13070	MJ13071	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	400	450	Vdc
Collector-Emitter Voltage	$V_{CEV}$	650	750	Vdc
Emitter Base Voltage	$V_{EB}$		6.0	Vdc
Collector Current — Continuous	$I_C$		5.0	Adc
— Peak (1)	$I_{CM}$		8.0	
Base Current — Continuous	$I_B$		2.0	Adc
— Peak (1)	$I_{BM}$		4.0	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	$P_D$	125 71.5		Watts
Derate above 25°C		0.714		W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		°C

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.4	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle  $\leq 10\%$ .



- NOTES
1. DIMENSIONS D AND V ARE DATUMS
  2. [ ] IS SEATING PLANE AND DATUM
  3. POSITIONAL TOLERANCE FOR MOUNTING HOLES
  4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5-1973

MILLIMETERS				INCHES			
DIM.	MIN.	MAX.	MIN.	MAX.	DIM.	MIN.	MAX.
A	2.13	2.13	1.65	1.65	A	0.084	0.084
B	—	2.08	—	0.82	B	—	0.082
C	0.50	0.50	0.005	0.005	C	0.020	0.020
D	0.50	0.50	0.005	0.005	D	0.020	0.020
E	1.40	1.40	0.055	0.055	E	0.055	0.055
F	20.15	20.15	0.793	0.793	F	0.793	0.793
G	19.32	19.32	0.761	0.761	G	0.761	0.761
H	19.32	19.32	0.761	0.761	H	0.761	0.761
I	16.89	16.89	0.665	0.665	I	0.665	0.665
J	11.18	11.18	0.440	0.440	J	0.440	0.440
K	7.62	7.62	0.300	0.300	K	0.300	0.300
L	4.82	4.82	0.190	0.190	L	0.190	0.190
M	3.81	3.81	0.150	0.150	M	0.150	0.150

CASE 1-05 TO-3 TYPE

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS (1)</b>					
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	400 450	— —	— —	Vdc
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	— —	— —	0.5 2.5	mA
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEV}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	3.0	mA
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mA

**SECOND BREAKDOWN**

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 12			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13			

**ON CHARACTERISTICS (1)**

DC Current Gain ( $I_C = 3.0\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	80	—	—	—
Collector-Emitter Saturation Voltage ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.6\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.6\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	1.0 3.0 2.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.6\text{ Adc}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.6\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc

**DYNAMIC CHARACTERISTICS**

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{\text{test}} = 1.0\text{ kHz}$ )	$C_{ob}$	—	—	250	pF
---	----------	---	---	-----	----

**SWITCHING CHARACTERISTICS**

<b>Resistive Load (Table 1)</b>					
Delay Time	$V_{CC} = 250\text{ Adc}$ , $I_C = 3.0\text{ Adc}$ , $I_{B1} = 0.4\text{ Adc}$ , $t_p = 30\ \mu\text{s}$ , Duty Cycle $\leq 2\%$ , $V_{BE(off)} = 5.0\text{ Vdc}$	$t_d$	—	0.03	0.05 $\mu\text{s}$
Rise Time		$t_r$	—	0.10	0.40
Storage Time		$t_s$	—	0.40	1.50
Fall Time		$t_f$	—	0.175	0.50

**Inductive Load, Clamped (Table 1)**

Storage Time	$I_{C(pk)} = 3.0\text{ A}$ , $I_{B1} = 0.4\text{ Adc}$ , $V_{BE(off)} = 5.0\text{ Vdc}$ , $V_{CE(pk)} = 250\text{ V}$	$(T_J = 100^\circ\text{C})$	$t_{sv}$	—	0.70	2.0 $\mu\text{s}$
Crossover Time			$t_c$	—	0.28	0.50
Fall Time			$t_{fi}$	—	0.15	0.30
Storage Time			$t_{sv}$	—	0.40	—
Crossover Time		$(T_J = 25^\circ\text{C})$	$t_c$	—	0.15	—
Fall Time			$t_{fi}$	—	0.10	—

(1) Pulse Test: PW - 300  $\mu\text{s}$ , Duty Cycle  $\leq 2\%$

$$\beta_f = \frac{I_C}{I_B}$$

TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION




FIGURE 6 — CAPACITANCE




TABLE 1 — TEST CONDITIONS FOR DYNAMIC PERFORMANCE







	$V_{CE(sus)}$	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>10 V <math>\rightarrow</math> 20 <math>\rightarrow</math> 0</p> <p>PW Varied to Attain <math>I_C \approx 100</math> mA</p>	 <p>Adjust <math>R_1</math> to obtain <math>I_{B1}</math> For switching and <math>R_{BSOA}</math>, <math>R_2 = 0</math> For <math>BV_{CE(sus)}</math>, <math>R_2 = \infty</math></p>	 <p>TURN ON TIME <math>I_{B1}</math> adjusted to obtain the forced hFE desired</p> <p>TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit.</p>
CIRCUIT VALUES	$L_{coil} = 80$ mH $V_{CC} = 10$ V $R_{coil} = 0.7$ $\Omega$	$L_{coil} = 180$ $\mu$ H $R_{coil} = 0.05$ $\Omega$ $V_{CC} = 20$ V $V_{clamp} = 250$ V $R_B$ adjusted to attain desired $I_{B1}$	$V_{CC} = 250$ V $R_L = 83$ $\Omega$ Pulse Width = 10 $\mu$ s
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p><math>t_1</math> Adjusted to Obtain <math>I_C</math></p> <p><math>t_1 = \frac{L_{coil}(I_{C(pk)} - I_C)}{V_{CC}}</math></p> <p><math>t_2 = \frac{L_{coil}(I_{C(pk)})}{V_{clamp}}</math></p> <p>Test Equipment Scope — Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 — PEAK REVERSE CURRENT



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- $t_{SV}$  = Voltage Storage Time, 90%  $I_B$  to 10%  $V_{clamp}$
  - $t_{rV}$  = Voltage Rise Time, 10–90%  $V_{clamp}$
  - $t_{fI}$  = Current Fall Time, 90–10%  $I_C$
  - $t_{tI}$  = Current Tail, 10–2%  $I_C$
  - $t_c$  = Crossover Time, 10%  $V_{clamp}$  to 10%  $I_C$
- An enlarged portion of the inductive switching waveforms

is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general,  $t_{rV} + t_{fI} \approx t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{SV}$ ) which are guaranteed at 100°C.

INDUCTIVE SWITCHING

FIGURE 9 — STORAGE TIME




FIGURE 10 — CROSSOVER AND FALL TIMES





FIGURE 11 — THERMAL RESPONSE





The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.

FIGURE 12 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA





FIGURE 13 — MAXIMUM RATED REVERSE BIAS SAFE OPERATING AREA



## SAFE OPERATING AREA INFORMATION

### FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 12 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(\text{pk})$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_J(\text{pk})$  may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

### REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives RBSOA characteristics.

FIGURE 14 — POWER DERATING



## Designer's Data Sheet

SWITCHMODE II SERIES  
NPN SILICON POWER TRANSISTORS

The MJ13080 and MJ13081 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits


### Fast Turn-Off Times

- 100 ns Inductive Fall Time @ 25°C (Typ)  
150 ns Inductive Crossover Time @ 25°C (Typ)  
400 ns Inductive Storage Time @ 25°C (Typ)

Operating Temperature Range -65 to +200°C

100°C Performance Specified for:

- Reverse-Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents



### MAXIMUM RATINGS

Rating	Symbol	MJ13080	MJ13081	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	400	450	Vdc
Collector-Emitter Voltage	$V_{CEV}$	650	750	Vdc
Emitter Base Voltage	$V_{EB}$		6.0	Vdc
Collector Current — Continuous	$I_C$		8.0	Adc
— Peak (1)	$I_{CM}$		12	
Base Current — Continuous	$I_B$		3.0	Adc
— Peak (1)	$I_{BM}$		6.0	
Total Power Dissipation @ $T_C = 25^\circ C$	$P_D$		150	Watts
@ $T_C = 100^\circ C$ .			85.5	
Derate above $25^\circ C$			0.86	W/ $^\circ C$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$		-65 to +200	$^\circ C$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.17	$^{\circ}\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	$^{\circ}\text{C}$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle  $\leq 10\%$


8 AMPERE


**NPN SILICON  
POWER TRANSISTORS**

400 AND 450 VOLTS  
150 WATTS

### Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



- NOTES
- 1 DIMENSIONS Q AND V ARE DATUMS
  - 2  IS SEATING PLANE AND DATUM
  - 3 POSITIONAL TOLERANCE FOR  
POSITIONAL TOLERANCE FOR

MOUNTING HOLE Ø

⌀	13 (0.005)	Ⓜ	T	V	Ⓜ
---	------------	---	---	---	---

FOR LEADS

4 DIMENSIONS AND TOLERANCES PER  
ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.27	-	1.55
B	-	21.08	-	0.832
C	6.35	7.62	0.250	0.301
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
M	11.18	12.19	0.440	0.480
N	3.81	4.19	0.150	0.165
R	-	26.67	-	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05 TO-3 TYPE

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS (1)</b>					
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	MJ13080 MJ13081	$V_{CE(sus)}$ 400 450	— —	— —	Vdc
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )		$I_{CEV}$ — —	— —	0.5 2.5	mA
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEV}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )		$I_{CER}$ —	—	3.0	mA
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )		$I_{EBO}$ —	—	1.0	mA

**SECOND BREAKDOWN**

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 12	
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13	

**ON CHARACTERISTICS (1)**

DC Current Gain ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ )	$h_{FE}$	8.0	—	—	—
Collector-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 8.0\text{ Adc}$ , $I_B = 1.6\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	1.0 3.0 2.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc

**DYNAMIC CHARACTERISTICS**

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{\text{test}} = 1.0\text{ kHz}$ )	$C_{ob}$	—	—	300	pF
---	----------	---	---	-----	----

**SWITCHING CHARACTERISTICS**

Resistive Load (Table 1)							
Delay Time	(V <sub>CC</sub> = 250 Vdc, I <sub>C</sub> = 5.0 Adc, I <sub>B1</sub> = 0.7 Adc, t <sub>p</sub> = 30 μs, Duty Cycle ≤2%, V <sub>BE(off)</sub> = 5.0 Vdc)	t <sub>d</sub>	—	0.025	0.05	μS	
Rise Time		t <sub>r</sub>	—	0.10	0.50		
Storage Time		t <sub>s</sub>	—	0.50	1.50		
Fall Time		t <sub>f</sub>	—	0.15	0.50		
Inductive Load, Clamped (Table 1)							
Storage Time	(I <sub>C(pk)</sub> = 5.0 A, I <sub>B1</sub> = 0.7 Adc, V <sub>BE(off)</sub> = 5.0 Vdc, V <sub>CE(pk)</sub> = 250 V)	(T <sub>J</sub> = 100°C)	t <sub>sv</sub>	—	0.75	2.20	μS
Crossover Time			t <sub>c</sub>	—	0.22	0.40	
Fall Time		(T <sub>J</sub> = 25°C)	t <sub>fi</sub>	—	0.175	0.35	
Storage Time	t <sub>sv</sub>		—	0.40	—		
Crossover Time	t <sub>c</sub>		—	0.15	—		
Fall Time	t <sub>fi</sub>		—	0.10	—		

(1) Pulse Test: PW - 300  $\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

$$\beta_f = \frac{I_C}{I_B}$$

## TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION




FIGURE 6 — CAPACITANCE




TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE







	V <sub>CEO(sus)</sub>	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>PW Varied to Attain <math>I_C = 100 \text{ mA}</math></p>	 <p>Adjust R1 to obtain <math>I_{B1}</math> For switching and <math>R_{BSOA}</math>, <math>R2 = 0</math> For <math>BV_{CEO(sus)}</math>, <math>R2 = \infty</math></p>	 <p>TURN ON TIME <math>I_{B1}</math> adjusted to obtain the forced hFE desired TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit.</p>
CIRCUIT VALUES	$L_{coil} = 80 \text{ mH}$ $V_{CC} = 10 \text{ V}$ $R_{coil} = 0.7 \Omega$	$L_{coil} = 180 \mu\text{H}$ $R_{coil} = 0.05 \Omega$ $V_{CC} = 20 \text{ V}$ $V_{clamp} = 250 \text{ V}$ $R_B$ adjusted to attain desired $I_{B1}$	$V_{CC} = 250 \text{ V}$ $R_L = 50 \Omega$ Pulse Width = $30 \mu\text{s}$
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p><math>t_1</math> Adjusted to Obtain <math>I_C</math></p> <p><math>t_1 = \frac{L_{coil}(I_{Cpk})}{V_{CC}}</math></p> <p><math>t_2 = \frac{L_{coil}(I_{Cpk})}{V_{clamp}}</math></p> <p>Test Equipment Scope - Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

FIGURE 7 - INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 - PEAK REVERSE CURRENT



## SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{SV}$  = Voltage Storage Time, 90%  $I_B$  to 10%  $V_{clamp}$

$t_{rV}$  = Voltage Rise Time, 10–90%  $V_{clamp}$

$t_{fi}$  = Current Fall Time, 90–10%  $I_C$

$t_{ti}$  = Current Tail, 10–2%  $I_C$

$t_C$  = Crossover Time, 10%  $V_{clamp}$  to 10%  $I_C$

An enlarged portion of the inductive switching waveforms

is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C(t_C) f$$

In general,  $t_{rV} + t_{fi} \approx t_C$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_C$  and  $t_{SV}$ ) which are guaranteed at 100°C.

## INDUCTIVE SWITCHING

FIGURE 9 — STORAGE TIME




FIGURE 10 — CROSSOVER AND FALL TIMES





FIGURE 11 — THERMAL RESPONSE





The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.

FIGURE 12 — FORWARD BIAS SAFE OPERATING AREA





FIGURE 13 — REVERSE BIAS SAFE OPERATING AREA



## SAFE OPERATING AREA INFORMATION

## FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 12 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(\text{pk})$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_J(\text{pk})$  may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives RBSOA characteristics.

FIGURE 14 — POWER DERATING





# MOTOROLA

# MJ13090 MJ13091 MJH13090 MJH13091

# 1.3

## Designer's Data Sheet


### SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

100°C Performance Specified for:

Reverse-Biased SOA with Inductive Loads  
Switching Times with Inductive Loads —  
150 ns Inductive Fall Time (Typ)  
Saturation Voltages  
Leakage Currents



### MAXIMUM RATINGS

Rating	Symbol	MJ13090	MJ13091	MJH13090	MJH13091	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	400	450	400	450	Vdc
Collector-Emitter Voltage	$V_{CEV}$	650	750	650	750	Vdc
Emitter-Base Voltage	$V_{EB}$	6.0				Vdc
Collector Current						Adc
— Continuous	$I_C$	15				
— Peak (1)	$I_{CM}$	20				
Base Current						Adc
— Continuous	$I_B$	5.0				
— Peak (1)	$I_{BM}$	10				
Total Device Dissipation	$P_D$					Watts
@ $T_C = 25^\circ\text{C}$		175		125		
@ $T_C = 100^\circ\text{C}$		100		50		
Derate above $25^\circ\text{C}$		1.0		1.0		W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to 200		-55 to 150		$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^\circ\text{C}/\text{W}$
Lead Temperature for Soldering Purposes, 1/8" from Case for 5 Seconds.	$T_L$	275	$^\circ\text{C}$

(1) Pulse Test: Pulse Width  $\leq 5.0 \mu\text{s}$ , Duty Cycle  $\geq 10\%$ .


### Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

15 AMPERE

### NPN SILICON POWER TRANSISTORS

400 AND 450 VOLTS  
125 and 175 WATTS



MJ13090  
MJ13091




STYLE 1  
PIN 1. BASE  
2. EMITTER  
3. COLLECTOR

NOTES:  
1. DIMENSIONS D AND V ARE DATUMS.  
2. [ ] IS SEATING PLANE AND DATUM.  
3. POSITIONAL TOLERANCE FOR  
MOUNTING HOLE IS:

FOR LEADS:  
+ 0.13 (0.005) 0 T V 0 0 0  
4. DIMENSIONS AND TOLERANCES PER  
ANSI Y14.5, 1975.

CASE 1-05  
TO-204AA  
(Formerly TO-3)

MJH13090  
MJH13091



1. BASE  
2. COLLECTOR  
3. EMITTER  
4. COLLECTOR

CASE 340-01  
TO-218AC

DIM	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.48	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
F	6.21	5.72	0.209	0.225
G	2.41	3.20	0.095	0.126
H	0.38	0.64	0.015	0.025
I	12.70	15.48	0.500	0.610
J	15.88	16.51	0.625	0.650
K	12.19	12.70	0.480	0.500
L	4.06	4.22	0.160	0.168

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS (1)</b>					
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 100\text{ mA}$ , $I_B = 0$ ) MJ13090, MJH13090 MJ13091, MJH13091	$V_{CE(sus)}$	400 450	— —	— —	Vdc
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	— —	— —	0.5 2.5	mA
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEV}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	3.0	mA
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mA

## SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figures 12 and 13			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 14			

## ON CHARACTERISTICS (1)

DC Current Gain ( $I_C = 10\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ )	$h_{FE}$	8.0	—	—	—
Collector-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ ) ( $I_C = 15\text{ Adc}$ , $I_B = 3.0\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	1.0 3.0 2.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc

## DYNAMIC CHARACTERISTICS

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	—	—	350	pF
--	----------	---	---	-----	----

## SWITCHING CHARACTERISTICS

## Resistive Load (Table 1)

Delay Time	$(V_{CC} = 250\text{ Vdc}$ , $I_C = 10\text{ Adc}$ , $I_{B1} = 1.25\text{ Adc}$ , $t_p = 30\ \mu\text{s}$ , Duty Cycle $\leq 2\%$ , $V_{BE(off)} = 5.0\text{ Vdc}$ )	$t_d$	—	0.03	0.05	$\mu\text{s}$
Rise Time		$t_r$	—	0.13	0.50	
Storage Time		$t_s$	—	0.55	2.50	
Fall Time		$t_f$	—	0.10	0.50	

## Inductive Load, Clamped (Table 1)

Storage Time	$(I_{C(pk)} = 10\text{ A}$ , $I_{B1} = 1.25\text{ Adc}$ , $V_{BE(off)} = 5.0\text{ Vdc}$ , $V_{CE(pk)} = 250\text{ V}$ )	$(T_J = 100^\circ\text{C})$	$t_{sv}$	—	0.80	3.00	$\mu\text{s}$
Crossover Time			$t_c$	—	0.175	0.40	
Fall Time			$t_{fi}$	—	0.15	0.30	
Storage Time			$t_{sv}$	—	0.50	—	
Crossover Time	$(T_J = 25^\circ\text{C})$		$t_c$	—	0.15	—	
Fall Time			$t_{fi}$	—	0.10	—	

(1) Pulse Test: PW = 300  $\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

$$* \beta_f = \frac{I_C}{I_B}$$

DC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER SATURATION VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION




FIGURE 6 — CAPACITANCE




TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE







	V <sub>CEO</sub> (sus)	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>PW Varied to Attain <math>I_C = 100 \text{ mA}</math></p>	 <p>Connect Point A to base of TUT Adjust -V to obtain desired V<sub>BE(off)</sub> at Point A Adjust R1 to obtain I<sub>B1</sub> For switching and R<sub>BSOA</sub>, R2 = 0 For BV<sub>CEO</sub>(sus) R2 = ∞</p>	 <p>TURN ON TIME I<sub>B1</sub> adjusted to obtain the forced h<sub>FE</sub> desired TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit.</p>
CIRCUIT VALUES	$L_{coil} = 80 \text{ mH}$ $V_{CC} = 10 \text{ V}$ $R_{coil} = 0.7 \Omega$	$L_{coil} = 180 \mu\text{H}$ $R_{coil} = 0.05 \Omega$ $V_{CC} = 20 \text{ V}$ $V_{clamp} = 250 \text{ V}$ $R_{B1}$ adjusted to attain desired I <sub>B1</sub>	$V_{CC} = 250 \text{ V}$ $R_L = 25 \Omega$ Pulse Width = 30 µs
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p><math>I_1</math> Adjusted to Obtain I<sub>C</sub></p> $t_1 = \frac{L_{coil}(I_{Cpk})}{V_{CC}}$ $t_2 = \frac{L_{coil}(I_{Cpk})}{V_{clamp}}$ <p>Test Equipment Scope – Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 – PEAK REVERSE CURRENT





## SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{SV}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{clamp}$

$t_{RV}$  = Voltage Rise Time, 10—90%  $V_{clamp}$

$t_{fI}$  = Current Fall Time, 90—10%  $I_C$

$t_{tI}$  = Current Tail, 10—2%  $I_C$

$t_C$  = Crossover Time, 10%  $V_{clamp}$  to 10%  $I_C$

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C t_C / f$$

In general,  $t_{RV} + t_{fI} \approx t_C$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user-oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_C$  and  $t_{SV}$ ) which are guaranteed at 100°C.

## INDUCTIVE SWITCHING

FIGURE 9 — STORAGE TIME




FIGURE 10 — Crossover and Fall Times





FIGURE 11 — THERMAL RESPONSE





1.3

The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.

FIGURE 12 — FORWARD BIAS SAFE OPERATING AREA  
MJ13090 and MJ13091




FIGURE 13 — FORWARD BIAS SAFE OPERATING AREA  
MJH13090 and MJH13091





FIGURE 14 — REVERSE BIAS SAFE OPERATING AREA



## SAFE OPERATING AREA INFORMATION

### FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ — $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figures 12 and 13 are based on  $T_C = 25^\circ\text{C}$ ;  $T_J(\text{pk})$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figures 12 and 13 may be found at any case temperature by using the appropriate curve on Figure 15.

$T_J(\text{pk})$  may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

### REVERSE BIAS


For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse-biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 14 gives RBSOA characteristics.

FIGURE 15 — POWER DERATING





### 1.3



**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS (1)</b>					
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	400 450	— —	— —	Vdc
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	—	—	0.5 2.5	mAdc
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEV}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	3.0	mAdc
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mAdc

**SECOND BREAKDOWN**

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 12			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13			

**ON CHARACTERISTICS (1)**

DC Current Gain ( $I_C = 15\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ )	$h_{FE}$	8.0	—	40	—
Collector-Emitter Saturation Voltage ( $I_C = 15\text{ Adc}$ , $I_B = 3.0\text{ Adc}$ ) ( $I_C = 20\text{ Adc}$ , $I_B = 4.0\text{ Adc}$ ) ( $I_C = 15\text{ Adc}$ , $I_B = 3.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	1.0 3.0 2.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 15\text{ Adc}$ , $I_B = 3.0\text{ Adc}$ ) ( $I_C = 15\text{ Adc}$ , $I_B = 3.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc

**DYNAMIC CHARACTERISTICS**

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $f_E = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	—	—	450	pF
--	----------	---	---	-----	----

**SWITCHING CHARACTERISTICS**

<b>Resistive Load (Table 1)</b>					
Delay Time	$V_{CC} = 250\text{ Vdc}$ , $I_C = 15\text{ Adc}$ , $I_{B1} = 2.0\text{ Adc}$ , $t_D = 30\ \mu\text{s}$ , Duty Cycle $\leq 2\%$ , $V_{BE(off)} = 5.0\text{ Vdc}$	$t_d$	—	0.02	$\mu\text{s}$
Rise Time		$t_r$	—	0.13	
Storage Time		$t_s$	—	0.90	
Fall Time		$t_f$	—	0.10	

**Inductive Load, Clamped (Table 1)**

Storage Time	$I_{C(pk)} = 15\text{ A}$ , $I_{B1} = 2.0\text{ Adc}$ , $V_{BE(off)} = 5.0\text{ Vdc}$ , $V_{CE(pk)} = 250\text{ V}$	$(T_J = 100^\circ\text{C})$	$t_{sv}$	—	1.25	$\mu\text{s}$
Crossover Time			$t_c$	—	0.15	
Fall Time			$t_{fi}$	—	0.13	
Storage Time			$t_{sv}$	—	0.90	
Crossover Time		$(T_J = 25^\circ\text{C})$	$t_c$	—	0.05	—
Fall Time			$t_{fi}$	—	0.03	

(1) Pulse Test: PW = 300  $\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .\*  $\beta_F = \frac{I_C}{I_B}$

DC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE





## SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{sv}$  = Voltage Storage Time, 90%  $I_B$  to 10%  $V_{clamp}$

$t_{rv}$  = Voltage Rise Time, 10–90%  $V_{clamp}$

$t_{fi}$  = Current Fall Time, 90–10%  $I_C$

$t_{ti}$  = Current Tail, 10–2%  $I_C$

$t_c$  = Crossover Time, 10%  $V_{clamp}$  to 10%  $I_C$

An enlarged portion of the inductive switching waveforms

is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general,  $t_{rv} + t_{fi} \approx t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{sv}$ ) which are guaranteed at 100°C.

## INDUCTIVE SWITCHING

FIGURE 9 — STORAGE TIME




FIGURE 10 — CROSSOVER AND FALL TIMES





FIGURE 11 — THERMAL RESPONSE





The Safe Operating Area figures shown in figure 12 and 13 are specified for these devices under the test conditions shown

FIGURE 12 — FORWARD BIAS SAFE OPERATING AREA




FIGURE 13 — REVERSE BIAS SAFE OPERATING AREA





FIGURE 14 — POWER DERATING



## SAFE OPERATING AREA INFORMATION

## FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on  $T_C = 25^\circ\text{C}$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_{J(pk)}$  may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the RBSOA characteristics.



**MJ13330**  
**MJ13331**

### 1.3

NPN SILICON  
POWER TRANSISTORS

200 and 250 VOLTS  
175 WATTS

The MJ13330 and MJ13331 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

### Fast Turn-Off Time

75 ns Inductive Fall Time—25°C (Typ)

150 ns Inductive Crossover Time—25°C (Typ)

900 ns Inductive Storage Time—25°C (Typ)

Operating Temperature Range -65 to +200°C


100°C Performance Specified for:

Reversed Biased SOA with Inductive Loads

### Switching Times with Inductive Loads


### Saturation Voltages

### Leakage Currents



### Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



NOTES

1. DIMENSIONS Q AND V ARE DATUMS.
2.  $\boxed{-T-}$  IS SEATING PLANE AND DATUM
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE C.

	$\varnothing 0.13 (0.005)$		T		
--	----------------------------	--	---	--	--

FOR LEADS

4. DIMENSIONS AND TOLERANCES PER  
ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05

### MAXIMUM RATINGS

Rating	Symbol	MJ13330	MJ13331	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	200	250	Vdc
Collector-Emitter Voltage	$V_{CEV}$	400	450	Vdc
Emitter Base Voltage	$V_{EB}$	6		Vdc
Collector Current – Continuous	$I_C$	20		Adc
– Peak (1)	$I_{CM}$	30		
Base Current – Continuous	$I_B$	10		Adc
– Peak (1)	$I_{BM}$	20		
Total Power Dissipation @ $T_C = 25^\circ C$	$P_D$	175		Watts
@ $T_C = 100^\circ C$		100		
Derate above $25^\circ C$		1		W/ $^\circ C$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ C$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1	$^{\circ}\text{C/W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	$^{\circ}\text{C}$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle  $\leq 10\%$ .

Similar device types with higher  $V_{CEO}$  ratings are: MJ13332 (350 V) thru MJ13335 (500 V).

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	MJ13330 MJ13331 $V_{CEO(sus)}$	200 250	— —	— —	Vdc
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEV}$	— —	— —	0.25 5	mA <sub>dc</sub>
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEV}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	5	mA <sub>dc</sub>
Emitter Cutoff Current ( $V_{EB} = 6\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	0.5	mA <sub>dc</sub>

**SECOND BREAKDOWN**

Second Breakdown Collector Current with base forward biased	$I_{S/b}$	See Figure 12			
Clamped Inductive SOA with base reverse biased	$RBSOA$	See Figure 13			

**ON CHARACTERISTICS (1)**

DC Current Gain ( $I_C = 5\text{ Adc}$ , $V_{CE} = 5\text{ Vdc}$ ) ( $I_C = 10\text{ Adc}$ , $V_{CE} = 5\text{ Vdc}$ )	$h_{FE}$	15 8.0	— —	75 40	—
Collector-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 1.5\text{ Adc}$ ) ( $I_C = 20\text{ Adc}$ , $I_B = 5\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 1.8\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	1.5 3.5 2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 1.5\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 1.8\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	1.8 1.8	Vdc

**DYNAMIC CHARACTERISTICS**

Current-Gain-Bandwidth Product ( $I_C = 300\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ , $f_{test} = 1\text{ MHz}$ )	$f_T$	5	—	40	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 100\text{ kHz}$ )	$C_{ob}$	100	—	400	pF

**SWITCHING CHARACTERISTICS**

Resistive Load (Table 1)					
Delay Time	(V <sub>CC</sub> = 175 Vdc, I <sub>C</sub> = 10 A, I <sub>B1</sub> = 1.5 Adc, V <sub>BE(off)</sub> = 5 Vdc, t <sub>p</sub> = 50 μs, Duty Cycle ≤ 2%)	t <sub>d</sub>	—	0.08	0.20 μs
Rise Time		t <sub>r</sub>	—	0.55	1.0 μs
Storage Time		t <sub>s</sub>	—	0.70	3.5 μs
Fall Time		t <sub>f</sub>	—	0.11	0.7 μs
Inductive Load, Clamped (Table 1)					
Storage Time	(I <sub>C</sub> = 10 A(pk), V <sub>clamp</sub> = 200 Vdc, I <sub>B1</sub> = 1.8 Adc, V <sub>BE(off)</sub> = 5 Vdc, T <sub>C</sub> = 100°C) (I <sub>C</sub> = 10 A(pk), V <sub>clamp</sub> = 200 Vdc, I <sub>B1</sub> = 1.5 Adc, V <sub>BE(off)</sub> = 5 Vdc, T <sub>C</sub> = 25°C)	t <sub>sv</sub>	—	1.35	4.5 μs
Crossover Time		t <sub>c</sub>	—	0.45	1.8 μs
Storage Time		t <sub>sv</sub>	—	0.90	— μs
Crossover Time		t <sub>c</sub>	—	0.15	— μs
Fall Time		t <sub>fi</sub>	—	0.075	— μs

(1) Pulse Test:  $PW = 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

# DC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION




FIGURE 6 — OUTPUT CAPACITANCE






FIGURE 7 - INDUCTIVE SWITCHING MEASUREMENTS

FIGURE 8 - REVERSE BASE CURRENT  
versus BASE-EMITTER VOLTAGE

## RESISTIVE SWITCHING

FIGURE 9 - TURN-ON TIME





FIGURE 10 - TURN-OFF TIME



## SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{SV}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{CLAMP}$

$t_{RV}$  = Voltage Rise Time, 10–90%  $V_{CLAMP}$

$t_{FI}$  = Current Fall Time, 90–10%  $I_C$

$t_{TI}$  = Current Tail, 10–2%  $I_C$

$t_C$  = Crossover Time, 10%  $V_{CLAMP}$  to 10%  $I_C$

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_C) f$$

In general,  $t_{RV} + t_{FI} \approx t_C$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at  $25^\circ\text{C}$  and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_C$  and  $t_{SV}$ ) which are guaranteed at  $100^\circ\text{C}$ .

TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE








	$V_{CE0(sus)}$	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>PW Varied to Attain <math>I_C = 100 \text{ mA}</math></p>	 <p>All Diodes = 1N4934 All NPN = MJE200 All PNP = MJE210</p> <p>Adjust R1 to obtain <math>I_{B1}</math> For switching and RBSOA, <math>R_2 = 0</math> For <math>BV_{CE0(sus)}</math>, <math>R_2 = \infty</math></p>	 <p>TURN ON TIME <math>I_{B1}</math> adjusted to obtain the forced <math>h_{FE}</math> desired</p> <p>TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit</p>
CIRCUIT VALUES	$L_{coil} = 80 \text{ mH}$ $V_{CC} = 10 \text{ V}$ $R_{coil} = 0.7 \Omega$	$L_{coil} = 180 \mu\text{H}$ $R_{coil} = 0.05 \Omega$ $V_{CC} = 20 \text{ V}$ $V_{clamp} = 200 \text{ V}$	$V_{CC} = 175 \text{ V}$ $R_L = 17.5$ Pulse Width = 25 $\mu\text{s}$
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p><math>t_1</math> Adjusted to Obtain <math>I_C</math></p> $t_1 \approx \frac{L_{coil}(I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil}(I_{Cpk})}{V_{clamp}}$ <p>Test Equipment Scope - Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

FIGURE 11 - THERMAL RESPONSE





## SAFE OPERATING AREA INFORMATION

FIGURE 12 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 13 – REVERSE BIAS SWITCHING SAFE OPERATING AREA





FIGURE 14 – POWER DERATING



## FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_J(pk)$  may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the complete RBSOA characteristics.



# MOTOROLA

# MJ13332 MJ13334

# MJ13333 MJ13335

# 1.3

## Designers Data Sheet

### SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

The MJ13332 through MJ13335 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits


#### Fast Turn-Off Times

200 ns Inductive Fall Time—25°C (Typ)  
1.8  $\mu$ s Inductive Storage Time—25°C (Typ)

Operating Temperature Range -65 to +200°C

#### 100°C Performance Specified for:

- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents



### MAXIMUM RATINGS

Rating	Symbol	MJ13332	MJ13333	MJ13334	MJ13335	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	350	400	450	500	Vdc
Collector-Emitter Voltage	$V_{CEV}$	650	700	750	800	Vdc
Emitter Base Voltage	$V_{EB}$	6.0				Vdc
Collector Current — Continuous	$I_C$	20				Adc
Peak (1)	$I_{CM}$	30				Adc
Base Current — Continuous	$I_B$	10				Adc
Peak (1)	$I_{BM}$	15				Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	175				Watts
@ $T_C = 100^\circ\text{C}$		100				
Derate above 25°C		1.0				W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200				°C

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	°C/W
Maximum Lead Temperature for Soldering	$T_L$	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle  $\leq$  10%.

Similar device types available with lower  $V_{CE0}$  ratings, see the MJ13330 (200 V) and MJ13331 (250 V).


20 AMPERE

### NPN SILICON POWER TRANSISTORS

350–500 VOLTS  
175 WATTS

### Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



- NOTES:  
1. DIMENSIONS D AND V ARE DATUMS.  
2. [ ] IS SEATING PLANE AND DATUM.  
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE D

◆  $\pm 0.13$  (0.005) T V  $\square$

FOR LEADS:

◆  $\pm 0.13$  (0.005) T V  $\square$   $\square$   $\square$

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	30.37	1.550		
B	21.00	0.830		
C	6.35	0.250		
D	0.97	0.038	0.043	
E	1.40	1.78	0.055	0.070
F	30.15	1.187	0.850	
G	10.92	0.430	0.850	
H	5.48	0.215	0.850	
J	16.80	0.665	0.850	
K	11.18	0.440	0.440	
L	3.81	0.150	0.165	
M	26.67	1.050		
N	4.83	0.190	0.210	
V	3.81	0.150	0.165	

CASE 1-65

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	MJ13335 MJ13334 MJ13333 MJ13332	$V_{CE(sus)}$	500 450 400 350	— — — —	Vdc
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )		$I_{CEV}$	— —	0.25 5.0	mA
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEV}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )		$I_{CER}$	—	5.0	mA
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )		$I_{EBO}$	—	1.0	mA
SECOND BREAKDOWN					
Second Breakdown Collector Current with base forward biased		$I_{S/b}$	See Figure 12		
Clamped Inductive SOA with Base Reverse Biased		RBSOA	See Figure 13		
ON CHARACTERISTICS (1)					
DC Current Gain ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )		$h_{FE}$	10	—	60
Collector-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ ) ( $I_C = 20\text{ Adc}$ , $I_B = 6.7\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )		$V_{CE(sat)}$	— — —	— — —	1.8 5.0 2.4
Base-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )		$V_{BE(sat)}$	— —	— —	1.8 1.8
DYNAMIC CHARACTERISTICS					
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ kHz}$ )		$C_{ob}$	125	—	500
SWITCHING CHARACTERISTICS					
Resistive Load (Table 1)					
Delay Time	$V_{CC} = 250\text{ Vdc}$ , $I_C = 10\text{ A}$ , $I_{B1} = 2.0\text{ A}$ , $V_{BE(off)} = 5.0\text{ Vdc}$ , $t_p = 10\ \mu\text{s}$ , Duty Cycle $\leq 2.0\%$	$t_d$	—	0.02	0.1
Rise Time		$t_r$	—	0.3	0.7
Storage Time		$t_s$	—	1.6	4.0
Fall Time		$t_f$	—	0.3	0.7
Inductive Load, Clamped (Table 1)					
Storage Time	$I_C = 10\text{ A(pk)}$ , $V_{clamp} = 250\text{ Vdc}$ , $I_{B1} = 2.0\text{ A}$ , $V_{BE(off)} = 5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$	$t_{sv}$	—	2.5	5.0
Crossover Time		$t_c$	—	0.8	2.0
Storage Time	$I_C = 10\text{ A(pk)}$ , $V_{clamp} = 250\text{ Vdc}$ , $I_{B1} = 2.0\text{ A}$ , $V_{BE(off)} = 5\text{ Vdc}$ , $T_C = 25^\circ\text{C}$	$t_{sv}$	—	1.8	—
Crossover Time		$t_c$	—	0.4	—
Fall Time		$t_{fi}$	—	0.2	—

(1) Pulse Test: PW - 300  $\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION REGION




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION





FIGURE 6 – CAPACITANCE



1.3

FIGURE 7 - INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 - REVERSE BASE CURRENT versus  $V_{BE(off)}$  WITH NO EXTERNAL BASE RESISTANCE



## RESISTIVE SWITCHING PERFORMANCE

FIGURE 9 - TURN-ON SWITCHING TIMES





FIGURE 10 - TURN-OFF SWITCHING TIMES



In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{sv}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{clamp}$

$t_{rv}$  = Voltage Rise Time, 10–90%  $V_{clamp}$

$t_{fi}$  = Current Fall Time, 90–10%  $I_C$

$t_{ti}$  = Current Tail, 10–2%  $I_C$

$t_c$  = Crossover Time, 10%  $V_{clamp}$  to 10%  $I_C$

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = \frac{1}{2} V_{CC} I_C (t_c) f$$

In general,  $t_{rv} + t_{fi} \approx t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{sv}$ ) which are guaranteed at 100°C.

TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE







	V <sub>CE0</sub> (sus)	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>PW Varied to Attain <math>I_C = 100 \text{ mA}</math></p>	 <p>All Diodes - 1N4934 All NPN - MJE200 All PNP - MJE210</p> <p>Adjust R1 to obtain <math>I_{B1}</math> For switching and RBSOA, <math>R_2 = 0</math> For BV<sub>CE0</sub>(sus), <math>R_2 = \infty</math></p>	 <p>TURN ON TIME <math>I_{B1}</math> adjusted to obtain the forced <math>I_{FE}</math> desired</p> <p>TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit.</p>
CIRCUIT VALUES	$L_{coil} = 80 \text{ mH}$ $V_{CC} = 10 \text{ V}$ $R_{coil} = 0.7 \Omega$	$L_{coil} = 180 \mu\text{H}$ $R_{coil} = 0.05 \Omega$ $V_{CC} = 20 \text{ V}$ $V_{clamp} = 250 \text{ V}$ $R_g$ adjusted to attain desired $I_{B1}$	$V_{CC} = 250 \text{ V}$ $R_L = 50 \Omega$ Pulse Width = $10 \mu\text{s}$
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p><math>t_1</math> Adjusted to Obtain <math>I_C</math></p> <p><math>t_1 \approx \frac{L_{coil}(I_{Cpk}}{V_{CC}}</math></p> <p><math>t_2 \approx \frac{L_{coil}(I_{Cpk}}{V_{clamp}}</math></p> <p>Test Equipment Scope - Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

FIGURE 11 - THERMAL RESPONSE






FIGURE 12 — FORWARD BIAS SAFE OPERATING AREA




FIGURE 13 — RBSOA, REVERSE BIAS SWITCHING SAFE OPERATING AREA





FIGURE 14 — POWER DERATING



## SAFE OPERATING AREA INFORMATION

## FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_J(pk)$  may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the complete RBSOA characteristics.


**MOTOROLA**

NPN

PNP

**MJ14000 MJ14001**  
**MJ14002 MJ14003**
**1.3**


# HIGH-CURRENT COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for use in high-power amplifier and switching circuit applications.

- High Current Capability —  $I_C$  Continuous = 60 Amperes
- DC Current Gain —  $h_{FE} = 15-100$  @  $I_C = 50$  Adc
- Low Collector-Emitter Saturation Voltage —  $V_{CE(sat)} = 2.5$  Vdc (Max) @  $I_C = 50$  Adc

60 AMPERES

## COMPLEMENTARY SILICON POWER TRANSISTORS

60-80 VOLTS  
300 WATTS




### MAXIMUM RATINGS

Rating	Symbol	MJ14000 MJ14001	MJ14002 MJ14003	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	80	Vdc
Collector-Base Voltage	$V_{CBO}$	60	80	Vdc
Emitter-Base Voltage	$V_{EBO}$	5		Vdc
Collector Current — Continuous	$I_C$	60		Adc
Base Current — Continuous	$I_B$	15		Adc
Emitter Current — Continuous	$I_E$	75		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	300		Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.584	$^\circ\text{C/W}$

FIGURE 1 — POWER DERATING



STYLE 1:

- PIN 1: BASE
- 2: EMITTER
- CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.35	39.37	1.510	1.550
B	19.30	21.08	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.60	0.057	0.063
E		3.43		0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.84	17.15	0.665	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	24.89	26.67	0.980	1.050

CASE 197-01  
TO-204AE

# MJ14000, MJ14002 NPN, MJ14001, MJ14003 PNP

1.3

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 200 \text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	60 80	—	Vdc
Collector Cutoff Current ( $V_{CE} = 30 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 40 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— —	1.0 1.0	mA
Collector Cutoff Current ( $V_{CE} = 60 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ V}$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ V}$ )	$I_{CEX}$	— —	1.0 1.0	mA
Collector Cutoff Current ( $V_{CB} = 60 \text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 80 \text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	— —	1.0 1.0	mA
Emitter Cutoff Current ( $V_{BE} = 5 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mA

## ON CHARACTERISTICS


DC Current Gain (1) ( $I_C = 25 \text{ A}$ , $V_{CE} = 3.0 \text{ V}$ ) ( $I_C = 50 \text{ A}$ , $V_{CE} = 3.0 \text{ V}$ ) ( $I_C = 60 \text{ A}$ , $V_{CE} = 3.0 \text{ V}$ )	$h_{FE}$	30 15 5	— 100 —	—
Collector-Emitter Saturation Voltage (1) ( $I_C = 25 \text{ A}$ , $I_B = 2.5 \text{ A}$ ) ( $I_C = 50 \text{ A}$ , $I_B = 5.0 \text{ A}$ ) ( $I_C = 60 \text{ A}$ , $I_B = 12 \text{ A}$ )	$V_{CE(sat)}$	— — —	1 2.5 3	Vdc
Base-Emitter Saturation Voltage (1) ( $I_C = 25 \text{ A}$ , $I_B = 2.5 \text{ A}$ ) ( $I_C = 50 \text{ A}$ , $I_B = 5.0 \text{ A}$ ) ( $I_C = 60 \text{ A}$ , $I_B = 12 \text{ A}$ )	$V_{BE(sat)}$	— — —	2 3 4	Vdc

## DYNAMIC CHARACTERISTICS

Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 0.1 \text{ MHz}$ )	$C_{ob}$	—	2000	pF
---	----------	---	------	----

(1) Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

**FIGURE 2 — MAXIMUM RATED FORWARD BIASED SAFE OPERATING AREA**



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 2 is based on  $T_{J(pk)} = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 200^\circ\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 13. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. (See AN-415)

TYPICAL ELECTRICAL CHARACTERISTICS

NPN  
MJ14000, MJ14002

FIGURE 3 — DC CURRENT GAIN




FIGURE 5 — COLLECTOR SATURATION REGION





FIGURE 7 — "ON" VOLTAGES



PNP  
MJ14001, MJ14003

FIGURE 4 — DC CURRENT GAIN




FIGURE 6 — COLLECTOR SATURATION REGION





FIGURE 8 — "ON" VOLTAGES



1.3

FIGURE 9 — TURN-ON SWITCHING TIMES




FIGURE 10 — TURN-OFF SWITCHING TIMES




FIGURE 11 — CAPACITANCE VARIATION






FIGURE 12 — SWITCHING TEST CIRCUIT



FOR CURVES OF FIGURES 3 & 6,  $R_B$  &  $R_L$  ARE VARIED.  
INPUT LEVELS ARE APPROXIMATELY AS SHOWN.  
FOR NPN CIRCUITS, REVERSE ALL POLARITIES.

FIGURE 13 — THERMAL RESPONSE




**MOTOROLA**

**NPN**  
**MJ15001**  
**PNP**  
**MJ15002**

**1.3**


# COMPLEMENTARY SILICON POWER TRANSISTORS

The MJ15001 and MJ15002 are EPIBASE power transistors designed for high power audio, disk head positioners and other linear applications.

- High Safe Operating Area (100% Tested) —  
200 W @ 40 V  
50 W @ 100 V
- For Low Distortion Complementary Designs
- High DC Current Gain —  
 $h_{FE} = 25$  (Min) @  $I_C = 4$  Adc

## 15 AMPERE POWER TRANSISTORS COMPLEMENTARY SILICON

140 VOLTS  
200 WATTS




### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	140	Vdc
Collector-Base Voltage	$V_{CBO}$	140	Vdc
Emitter-Base Voltage	$V_{EBO}$	5	Vdc
Collector Current — Continuous	$I_C$	15	A dc
Base Current — Continuous	$I_B$	5	A dc
Emitter Current — Continuous	$I_E$	20	A dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	200 1.14	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.875	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes: 1/16" from Case for $\leq 10$ s.	$T_L$	265	$^\circ\text{C}$



PIN 1: BASE  
2: EMITTER  
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.16	12.19	0.440	0.480
L	3.84	4.09	0.151	0.161
M	—	26.67	—	1.050

Collector connected to case.  
CASE 11-01  
TO-3




**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 200 \text{ mAdc}$ , $I_B = 0$ )	$V_{CE(sus)}$	140	—	Vdc
Collector Cutoff Current ( $V_{CE} = 140 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 140 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	—	100 2	$\mu\text{Adc}$ mAdc
Collector Cutoff Current ( $V_{CE} = 140 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	—	250	$\mu\text{Adc}$
Emitter Cutoff Current ( $V_{EB} = 5 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	100	$\mu\text{Adc}$
<b>SECOND BREAKDOWN</b>				
Second Breakdown Collector Current with Base Forward Biased ( $V_{CE} = 40 \text{ Vdc}$ , $t = 1 \text{ s}$ (non-repetitive)) ( $V_{CE} = 100 \text{ Vdc}$ , $t = 1 \text{ s}$ (non-repetitive))	$I_{S/b}$	5 0.5	— —	Adc
<b>ON CHARACTERISTICS</b>				
DC Current Gain ( $I_C = 4 \text{ Adc}$ , $V_{CE} = 2 \text{ Vdc}$ )	$h_{FE}$	25	150	—
Collector-Emitter Saturation Voltage ( $I_C = 4 \text{ Adc}$ , $I_B = 0.4 \text{ Adc}$ )	$V_{CE(sat)}$	—	1	Vdc
Base-Emitter On Voltage ( $I_C = 4 \text{ Adc}$ , $V_{CE} = 2 \text{ Vdc}$ )	$V_{BE(on)}$	—	2	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain – Bandwidth Product ( $I_C = 0.5 \text{ Adc}$ , $V_{CE} = 10 \text{ Vdc}$ , $f_{test} = 0.5 \text{ MHz}$ )	$f_T$	2	—	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1 \text{ MHz}$ )	$C_{ob}$	—	1000	pF

(1) Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

**FIGURE 1 – ACTIVE-REGION SAFE OPERATING AREA**



There are two limitations on the powerhandling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on  $T_{J(pk)} = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

TYPICAL CHARACTERISTICS

FIGURE 2 – CAPACITANCES




FIGURE 3 – CURRENT-GAIN – BANDWIDTH PRODUCT




FIGURE 4 – DC CURRENT GAIN








FIGURE 5 – "ON" VOLTAGE



**MJ15003** NPN**MJ15004** PNP**MOTOROLA****COMPLEMENTARY SILICON POWER TRANSISTORS**

The MJ15003 and MJ15004 are PowerBase power transistors designed for high power audio, disk head positioners and other linear applications.


- High Safe Operating Area (100% Tested) — 250 W @ 50 V
- For Low Distortion Complementary Designs
- High DC Current Gain —  
 $h_{FE} = 25$  (Min) @  $I_C = 5$  Adc

**20 AMPERE****POWER TRANSISTORS  
COMPLEMENTARY SILICON****140 VOLTS  
250 WATTS****MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	140	Vdc
Collector-Base Voltage	$V_{CBO}$	140	Vdc
Emitter-Base Voltage	$V_{EBO}$	5	Vdc
Collector Current — Continuous	$I_C$	20	Adc
Base Current — Continuous	$I_B$	5	Adc
Emitter Current — Continuous	$I_E$	25	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	250 1.43	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200	$^\circ\text{C}$

**THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.70	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes: 1/16" from Case for $\leq 10$ s.	$T_L$	265	$^\circ\text{C}$



PIN 1. BASE  
2. EMITTER  
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	10.64	11.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.  
CASE 11-01


TO-3

\*ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 200\text{ mAdc}$ , $I_B = 0$ )	$V_{CE(sus)}$	140	—	Vdc
Collector Cutoff Current ( $V_{CE} = 140\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 140\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$		100 2	$\mu\text{Adc}$ mAdc
Collector Cutoff Current ( $V_{CE} = 140\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$		250	$\mu\text{Adc}$
Emitter Cutoff Current ( $V_{EB} = 5\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$		100	$\mu\text{Adc}$
<b>SECOND BREAKDOWN</b>				
Second Breakdown Collector Current with Base Forward Biased ( $V_{CE} = 50\text{ Vdc}$ , $t = 1\text{ s}$ (non-repetitive)) ( $V_{CE} = 100\text{ Vdc}$ , $t = 1\text{ s}$ (non-repetitive))	$I_{S/b}$	5 1	— —	Adc
<b>ON CHARACTERISTICS</b>				
DC Current Gain ( $I_C = 5\text{ Adc}$ , $V_{CE} = 2\text{ Vdc}$ )	$h_{FE}$	25	150	
Collector-Emitter Saturation Voltage ( $I_C = 5\text{ Adc}$ , $I_B = 0.5\text{ Adc}$ )	$V_{CE(sat)}$		1	Vdc
Base-Emitter On Voltage ( $I_C = 5\text{ Adc}$ , $V_{CE} = 2\text{ Vdc}$ )	$V_{BE(on)}$	—	2	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain — Bandwidth Product ( $I_C = 0.5\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ , $f_{test} = 0.5\text{ MHz}$ )	$f_T$	2	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1\text{ MHz}$ )	$C_{ob}$	—	1000	pF

(1) Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle = 2%.

FIGURE 1 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the powerhandling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on  $T_{J(pk)} = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

TYPICAL CHARACTERISTICS

1.3

FIGURE 2 - CAPACITANCES




FIGURE 3 - CURRENT GAIN - BANDWIDTH PRODUCT




FIGURE 4 - DC CURRENT GAIN







FIGURE 5 - "ON" VOLTAGE





# MOTOROLA

NPN PNP  
**MJ15011 MJ15012**

## Advance Information

### COMPLEMENTARY SILICON POWER TRANSISTORS

The MJ15011 and MJ15012 are PowerBase power transistors designed for high-power audio, disk head positioners, and other linear applications. These devices can also be used in power switching circuits such as relay or solenoid drivers, dc-to-dc converters or inverters.

- High Safe Operating Area (100% Tested)  
1.2 A @ 100 V
- Completely Characterized for Linear Operation
- High DC Current Gain and Low Saturation Voltage  
 $h_{FE} = 20$  (Min) @ 2 A, 2 V  
 $V_{CE(sat)} = 2.5$  V (Max) @  $I_C = 4$  A,  $I_B = 0.4$  A
- For Low Distortion Complementary Designs

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	250	Vdc
Collector-Emitter Voltage	$V_{CEX}$	250	Vdc
Emitter-Base Voltage	$V_{EB}$	5	Vdc
Collector Current — Continuous	$I_C$	10	Adc
— Peak (1)	$I_{CM}$	15	
Base Current — Continuous	$I_B$	2	Adc
— Peak (1)	$I_{BM}$	5	
Emitter Current — Continuous	$I_E$	12	Adc
— Peak (1)	$I_{EM}$	20	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	200	Watts
Derate above $25^\circ\text{C}$		1.14	$W/^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200	$^\circ\text{C}$

### THERMAL CHARACTERISTICS



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.875	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes	$T_L$	265	$^\circ\text{C}$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle  $\leq 10\%$ .

10 AMPERE

### COMPLEMENTARY POWER TRANSISTORS

250 VOLTS  
200 WATTS



STYLE 1:  
PIN 1: BASE  
2: EMITTER  
CASE: COLLECTOR

NOTE:  
1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	8.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.  
CASE 11-01  
(TO-3)

1.3

This is advance information and specifications are subject to change without notice.



**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Breakdown Voltage (1) ( $I_C = 100\text{ mA}$ )	$V_{CE0(sus)}$	250	—	Vdc
Collector Cutoff Current ( $V_{CE} = 200\text{ Vdc}$ )	$I_{CEO}$	—	1	mAdc
Collector Cutoff Current ( $V_{CE} = 250\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ )	$I_{CEX}$	—	500	$\mu\text{Adc}$
Emitter Cutoff Current ( $V_{BE} = 5\text{ Vdc}$ )	$I_{EBO}$	—	500	$\mu\text{Adc}$
<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 2\text{ Adc}$ , $V_{CE} = 2\text{ Vdc}$ ) ( $I_C = 4\text{ Adc}$ , $V_{CE} = 2\text{ Vdc}$ )	$h_{FE}$	20 5	100 —	—
Collector-Emitter Saturation Voltage ( $I_C = 2\text{ Adc}$ , $I_B = 0.2\text{ Adc}$ ) ( $I_C = 4\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ )	$V_{CE(sat)}$	— —	0.8 2.5	Vdc
Base-Emitter On Voltage ( $I_C = 4\text{ Adc}$ , $V_{CE} = 2\text{ Vdc}$ )	$V_{BE(on)}$	—	2	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $f = 1\text{ MHz}$ )	$C_{ob}$	—	750	pF
<b>SECOND BREAKDOWN</b>				
Second Breakdown Collector Current with Base Forward Biased ( $V_{CE} = 40\text{ Vdc}$ , $t = 0.5\text{ s}$ ) ( $V_{CE} = 100\text{ Vdc}$ , $t = 0.5\text{ s}$ )	$I_{S/b}$	5 1.4	—	Adc

(1) Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

FIGURE 1 — DC CURRENT GAIN





FIGURE 2 — ACTIVE REGION SAFE OPERATING AREA




**MOTOROLA**
**NPN  
MJ15022  
MJ15024**
**1.3**


# SILICON POWER TRANSISTORS

The MJ15022 and MJ15024 are PowerBase power transistors designed for high power audio, disk head positioners and other linear applications.

- High Safe Operating Area (100% Tested) —  
2 A @ 80 V
- High DC Current Gain —  
 $h_{FE} = 15$  (Min) @  $I_C = 8$  Adc

# 16 AMPERE SILICON POWER TRANSISTORS

200 and 250 VOLTS  
250 WATTS




## MAXIMUM RATINGS

Rating	Symbol	MJ15022	MJ15024	Unit
Collector-Emitter Voltage	$V_{CEO}$	200	250	Vdc
Collector-Base Voltage	$V_{CBO}$	350	400	Vdc
Emitter-Base Voltage	$V_{EBO}$	5		Vdc
Collector-Emitter Voltage	$V_{CEX}$	400		Vdc
Collector Current — Continuous	$I_C$	16		A dc
Collector Current — Peak (1)		30		
Base Current — Continuous	$I_B$	5		A dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	250		Watts
Derate above $25^\circ\text{C}$		1.43		W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.70	$^\circ\text{C/W}$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle < 10%.



STYLE 1:  
PIN 1: BASE  
2: EMITTER  
CASE: COLLECTOR

NOTE:  
1. DIM "d" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.54	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
L	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.


CASE 1-04  
(TO 204AA)

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 100\text{ mAdc}$ , $I_B = 0$ )	$V_{CE0(sus)}$	200 250	— —	
Collector Cutoff Current ( $V_{CE} = 200\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 250\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ )	$I_{CEX}$	— —	250 250	$\mu\text{Adc}$
Collector Cutoff Current ( $V_{CE} = 150\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 200\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— —	500 500	$\mu\text{Adc}$
Emitter Cutoff Current ( $V_{CE} = 5\text{ Vdc}$ , $I_B = 0$ )	$I_{EBO}$	—	500	$\mu\text{Adc}$
<b>SECOND BREAKDOWN</b>				
Second Breakdown Collector Current with Base Forward Biased ( $V_{CE} = 50\text{ Vdc}$ , $t = 0.5\text{ s}$ (non-repetitive)) ( $V_{CE} = 80\text{ Vdc}$ , $t = 0.5\text{ s}$ (non-repetitive))	$I_{S/b}$	5 2	— —	$\text{Adc}$
<b>ON CHARACTERISTICS</b>				
DC Current Gain ( $I_C = 8\text{ Adc}$ , $V_{CE} = 4\text{ Vdc}$ ) ( $I_C = 16\text{ Adc}$ , $V_{CE} = 4\text{ Vdc}$ )	$h_{FE}$	15 5	60 —	—
Collector-Emitter Saturation Voltage ( $I_C = 8\text{ Adc}$ , $I_B = 0.8\text{ Adc}$ ) ( $I_C = 16\text{ Adc}$ , $I_B = 3.2\text{ Adc}$ )	$V_{CE(sat)}$	—	1.4 4.0	$\text{Vdc}$
Base-Emitter On Voltage ( $I_C = 8\text{ Adc}$ , $V_{CE} = 4\text{ Vdc}$ )	$V_{BE(on)}$	—	2.2	$\text{Vdc}$
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain — Bandwidth Product ( $I_C = 1\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ , $f_{test} = 1\text{ MHz}$ )	$f_T$	4	—	$\text{MHz}$
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1\text{ MHz}$ )	$C_{ob}$	—	500	$\text{pF}$

(1) Pulse Test: Pulse Width =  $300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

FIGURE 1 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the powerhandling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on  $T_J(pk) = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## TYPICAL CHARACTERISTICS

FIGURE 2 – CAPACITANCES




FIGURE 3 – CURRENT-GAIN-BANDWIDTH PRODUCT




FIGURE 4 – DC CURRENT GAIN




FIGURE 5 – "ON" VOLTAGE





FIGURE 6 – COLLECTOR SATURATION REGION




PNP

**MJ15023**  
**MJ15025**

**MOTOROLA**
**1.3**
**SILICON POWER TRANSISTORS**

The MJ15023 and MJ15025 are PowerBase power transistors designed for high power audio, disk head positioners and other linear applications.

- High Safe Operating Area (100% Tested) —  
2 A @ 80 V
- High DC Current Gain —  
 $h_{FE} = 15$  (Min) @  $I_C = 8$  Adc


**16 AMPERE**
**SILICON  
POWER TRANSISTORS**
**200 and 250 VOLTS  
250 WATTS**

**MAXIMUM RATINGS**

Rating	Symbol	MJ15023	MJ15025	Unit
Collector-Emitter Voltage	$V_{CEO}$	200	250	Vdc
Collector-Base Voltage	$V_{CBO}$	350	400	Vdc
Emitter-Base Voltage	$V_{EBO}$	5		Vdc
Collector-Emitter Voltage	$V_{CEX}$	400		Vdc
Collector Current — Continuous Peak (1)	$I_C$	16		Adc
Base Current — Continuous	$I_B$	5		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	250	1.43	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ\text{C}$

**THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.70	$^\circ\text{C/W}$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle = 10%.



STYLE 1  
PIN 1: BASE  
2: EMITTER  
CASE: COLLECTOR

NOTE:  
1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.150	0.165


CASE 1-04  
(TO-204AA)

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 100 \text{ mAdc}$ , $I_B = 0$ )	MJ15023 MJ15025	$V_{CEO(sus)}$	200 250	—
Collector Cutoff Current ( $V_{CE} = 200 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ ) ( $V_{CE} = 250 \text{ Vdc}$ , $V_{BE(off)} = 1.5 \text{ Vdc}$ )	MJ15023 MJ15025	$I_{CEX}$	— 250	$\mu\text{Adc}$
Collector Cutoff Current ( $V_{CE} = 150 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 200 \text{ Vdc}$ , $I_B = 0$ )	MJ15023 MJ15025	$I_{CEO}$	— 500	$\mu\text{Adc}$
Emitter Cutoff Current ( $V_{CE} = 5 \text{ Vdc}$ , $I_B = 0$ )	Both	$I_{EBO}$	500	$\mu\text{Adc}$
<b>SECOND BREAKDOWN</b>				
Second Breakdown Collector Current with Base Forward Biased ( $V_{CE} = 50 \text{ Vdc}$ , $t = 0.5 \text{ s}$ (non-repetitive)) ( $V_{CE} = 80 \text{ Vdc}$ , $t = 0.5 \text{ s}$ (non-repetitive))	$I_{S/b}$	5 2	—	Adc
<b>ON CHARACTERISTICS</b>				
DC Current Gain ( $I_C = 8 \text{ Adc}$ , $V_{CE} = 4 \text{ Vdc}$ ) ( $I_C = 16 \text{ Adc}$ , $V_{CE} = 4 \text{ Vdc}$ )	$h_{FE}$	15 5	60 —	—
Collector-Emitter Saturation Voltage ( $I_C = 8 \text{ Adc}$ , $I_B = 0.8 \text{ Adc}$ ) ( $I_C = 16 \text{ Adc}$ , $I_B = 3.2 \text{ Adc}$ )	$V_{CE(sat)}$	—	1.4 4.0	Vdc
Base-Emitter On Voltage ( $I_C = 8 \text{ Adc}$ , $V_{CE} = 4 \text{ Vdc}$ )	$V_{BE(on)}$	—	2.2	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain – Bandwidth Product ( $I_C = 1 \text{ Adc}$ , $V_{CE} = 10 \text{ Vdc}$ , $f_{test} = 1 \text{ MHz}$ )	$f_T$	4	—	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1 \text{ MHz}$ )	$C_{ob}$	—	600	pF

(1) Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

FIGURE 1 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the powerhandling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on  $T_{J(pk)} = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



## TYPICAL CHARACTERISTICS

FIGURE 2 – CAPACITANCES




FIGURE 3 – CURRENT GAIN-BANDWIDTH PRODUCT




FIGURE 4 – DC CURRENT GAIN





FIGURE 5 – "ON" VOLTAGE





**MOTOROLA**
**MJ15026 NPN**  
**MJ15027 PNP**
**1.3**

# SILICON POWER TRANSISTORS

The MJ15026 and MJ15027 are PowerBase transistors designed for high power audio, disk head positioners and other linear applications.

- High Gain, Complimentary Silicon Power Transistors for Audio and Other Power Amplifiers
- High Safe Operating Area (100% Tested)  
50 V — 5.0 A  
80 V — 2.0 A
- Excellent Frequency Response  
 $f_T = 24 \text{ MHz (Typ)}$

## 16 AMPERE SILICON POWER TRANSISTORS

**200 VOLTS**  
**NPN and PNP**



### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}$	200	Vdc
Collector-Base Voltage	$V_{CBO}$	200	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0	Vdc
Collector Current — Continuous	$I_C$	16	Adc
— Peak (1)		32	
Base Current — Continuous	$I_B$	70	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	250	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	200	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.7	$^\circ\text{C/W}$

(1) Pulse Test: Pulse Width  $> 5.0 \text{ ms}$ , Duty Cycle  $\leq 10\%$ .



STYLE 1  
PIN 1. BASE  
2. EMITTER  
CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.03	0.039	0.043
E	1.40	1.78	0.055	0.070
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120

CASE 1-04

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 20\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	200	—	Vdc
Collector Cutoff Current ( $V_{CE} = 200\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ )	$I_{CEX}$	—	1.0	mA
Collector Cutoff Current ( $V_{CE} = 120\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	—	1.0	mA
Emitter Cutoff Current ( $V_{CE} = 5.0\text{ V}$ , $I_B = 0$ )	$I_{EBO}$	—	1.0	mA

**SECOND BREAKDOWN**


Second Breakdown Collector Current with Base Forward-Biased ( $V_{CE} = 50\text{ Vdc}$ , $t = 0.5\text{ s}$ (non-repetitive)) ( $V_{CE} = 80\text{ Vdc}$ , $t = 0.5\text{ s}$ (non-repetitive))	$I_{S/b}$ —	5.0 2.0		Adc
---	----------------	------------	--	-----

**\*ON CHARACTERISTICS**

DC Current Gain ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 5.0\text{ V}$ ) ( $I_C = 16\text{ Adc}$ , $V_{CE} = 5.0\text{ V}$ )	$h_{FE}$	25 6.0	150 —	—
Collector-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 0.5\text{ Adc}$ ) ( $I_C = 16\text{ Adc}$ , $I_B = 4.0\text{ Adc}$ )	$V_{CE(sat)}$	— —	1.0 3.0	Vdc
Base-Emitter On Voltage ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$V_{BE(sat)}$	—	2.0	Vdc

**DYNAMIC CHARACTERISTICS**

Current-Gain — Bandwidth Product ( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ , $f_{test} = 1.0\text{ MHz}$ )	$f_T$	15	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ MHz}$ )	$C_{ob}$	—	750	pF

(1) Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle  $\leq 2\%$ **FIGURE 1 — ACTIVE-REGION SAFE OPERATING AREA**


There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ — $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on  $T_{J(pk)} = 200^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## TYPICAL ELECTRICAL CHARACTERISTICS

## MJ15026 NPN

FIGURE 2 — DC CURRENT GAIN



## MJ15027 PNP

FIGURE 3 — DC CURRENT GAIN




FIGURE 4 — COLLECTOR SATURATION REGION




FIGURE 5 — COLLECTOR SATURATION REGION




FIGURE 6 — "ON" VOLTAGE






FIGURE 7 — "ON" VOLTAGE



TYPICAL ELECTRICAL CHARACTERISTICS (continued)

MJ15026 NPN

FIGURE 8 — CURRENT GAIN-BANDWIDTH PRODUCT



MJ15027 PNP

FIGURE 9 — CURRENT GAIN-BANDWIDTH PRODUCT




FIGURE 10 — CAPACITANCE VARIATION




FIGURE 11 — CAPACITANCE VARIATION





FIGURE 12 — TYPICAL THERMAL RESPONSE





# MOTOROLA

# MJ16002 MJ16004

# 1.3

## Designers Data Sheet

### SWITCHMODE III SERIES NPN SILICON POWER TRANSISTORS

These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications. The MJ16004 is a selected high-gain version of the MJ16002 for applications where drive current is limited.

#### Typical Applications:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits
- Fast Turn-Off Times
  - 50 ns Inductive Fall Time — 75°C (Typ)
  - 70 ns Inductive Crossover Time — 75°C (Typ)
  - 500 ns Inductive Storage Time — 75°C (Typ)
- Operating Temperature Range — 65 to +200°C
- 100°C Performance Specified for:
  - Reverse-Biased SOA with Inductive Loads
  - Switching Times with Inductive Loads
  - Saturation Voltages
  - Leakage Currents

#### MAXIMUM RATINGS

Rating	Symbol	Max	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	450	Vdc
Collector-Emitter Voltage	$V_{CEV}$	850	Vdc
Emitter Base Voltage	$V_{EB}$	6.0	Vdc
Collector Current — Continuous	$I_C$	5.0	Adc
— Peak (1)	$I_{CM}$	10	
Base Current — Continuous	$I_B$	4.0	Adc
— Peak (1)	$I_{BM}$	8.0	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	125	Watts
Derate above 25°C		71.5	
		0.714	W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200	°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.4	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.


5 AMPERE

### NPN SILICON POWER TRANSISTORS

450 VOLTS  
125 WATTS

#### Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



STYLE 1  
PIN 1, BASE  
2, EMITTER  
CASE, COLLECTOR

#### NOTES

1. DIMENSIONS D AND V ARE DATUMS
2. [ ] IS SEATING PLANE AND DATUM
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE D

FOR LEADS:

8.13 (0.005) T V 0 0

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

	MILLIMETERS			INCHES		
DIM	MIN	MAX	MIN	MAX		
A	35.3	1.50				
B	21.08	0.830				
C	6.95	0.260	0.300			
D	0.97	1.59	0.038	0.063		
E	1.40	1.78	0.055	0.070		
F	30.15	1.187	0.850			
G	10.92	0.430	0.850			
H	5.40	0.215	0.850			
J	15.88	0.665	0.850			
K	11.18	1.218	0.440	0.480		
L	3.81	4.19	0.150	0.165		
M	25.7	1.000				
U	4.83	5.33	0.190	0.210		
V	3.81	4.19	0.150	0.165		

CASE 1-05 TO-3 TYPE



## MJ16002

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

## OFF CHARACTERISTICS (1)

Collector-Emitter Sustaining Voltage (Table 2) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	450	—	—	Vdc
Collector Cutoff Current ( $V_{CEV} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	—	—	0.25 1.5	mAdc
Collector Cutoff Current ( $V_{CE} = 850\text{ Vdc}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	2.5	mAdc
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mAdc

## SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 15			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 16			

## ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage ( $I_C = 1.5\text{ Adc}$ , $I_B = 0.2\text{ Adc}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	1.0 2.5 2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— — —	— — —	1.5 1.5	Vdc
DC Current Gain ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	5.0	—	—	—

## DYNAMIC CHARACTERISTICS

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_C = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	—	—	200	pF
--	----------	---	---	-----	----

## SWITCHING CHARACTERISTICS

Resistive Load (Table 1)							
Delay Time	(I <sub>C</sub> = 3.0 Adc, V <sub>CC</sub> = 250 Vdc, I <sub>B1</sub> = 0.4 Adc, PW = 30 μs, Duty Cycle ≤2.0%)	(I <sub>B2</sub> = 0.8 Adc, R <sub>B2</sub> = 8.0 Ω)	t <sub>d</sub>	—	30	100	ns
Rise Time			t <sub>r</sub>	—	100	300	
Storage Time			t <sub>s</sub>	—	1000	3000	
Fall Time			t <sub>f</sub>	—	60	300	
Storage Time			t <sub>s</sub>	—	400	—	
Fall Time			t <sub>f</sub>	—	130	—	
Inductive Load (Table 2)							
Storage Time	(I <sub>C</sub> = 3.0 Adc, I <sub>B1</sub> = 0.4 Adc, V <sub>BE(off)</sub> = 5.0 Vdc, V <sub>CE(pk)</sub> = 400 Vdc)	(T <sub>J</sub> = 100°C)	t <sub>sv</sub>	—	500	1600	ns
Fall Time			t <sub>fi</sub>	—	100	200	
Crossover Time			t <sub>c</sub>	—	120	250	
Storage Time		(T <sub>J</sub> = 150°C)	t <sub>sv</sub>	—	600	—	
Fall Time			t <sub>fi</sub>	—	120	—	
Crossover Time			t <sub>c</sub>	—	160	—	

(1) Pulse Test: PW - 300  $\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

$$\beta_{eff} = \frac{I_C}{I_{B1}}$$

## MJ16004

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

## OFF CHARACTERISTICS (1)

Collector-Emitter Sustaining Voltage (Table 2) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	450	—	—	Vdc
Collector Cutoff Current ( $V_{CEV} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	—	—	0.25 1.5	mA <sub>dc</sub>
Collector Cutoff Current ( $V_{CE} = 850\text{ Vdc}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	2.5	mA <sub>dc</sub>
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mA <sub>dc</sub>

## SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 15			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 16			

## ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage ( $I_C = 1.5\text{ Adc}$ , $I_B = 0.15\text{ Adc}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.3\text{ Adc}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.3\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	1.0 2.5 2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.3\text{ Adc}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.3\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc
DC Current Gain ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	7.0	—	—	—

## DYNAMIC CHARACTERISTICS

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	—	—	200	pF
--	----------	---	---	-----	----

## SWITCHING CHARACTERISTICS

## Resistive Load (Table 1)

Delay Time	$I_C = 3.0\text{ Adc}$ , $V_{CC} = 250\text{ Vdc}$ , $I_{B1} = 0.3\text{ Adc}$ , $PW = 30\ \mu\text{s}$ , Duty Cycle $\leq 2.0\%$	$I_{B2} = 0.6\text{ Adc}$ , $R_{B2} = 8.0\ \Omega$  ( $V_{BE(off)} = 5.0\text{ Vdc}$ )	$t_d$	—	30	100	ns
Rise Time			$t_r$	—	130	300	
Storage Time			$t_s$	—	800	2700	
Fall Time			$t_f$	—	80	350	
Storage Time			$t_s$	—	250	—	
Fall Time			$t_f$	—	60	—	

## Inductive Load (Table 2)

Storage Time	$I_C = 3.0\text{ Adc}$ , $I_{B1} = 0.3\text{ Adc}$ , $V_{BE(off)} = 5.0\text{ Vdc}$ , $V_{CE(pk)} = 400\text{ Vdc}$	$(T_J = 100^\circ\text{C})$	$t_{sv}$	—	400	1300	ns
Fall Time			$t_{fi}$	—	80	150	
Crossover Time			$t_c$	—	90	200	
Storage Time		$(T_J = 150^\circ\text{C})$	$t_{sv}$	—	450	—	
Fall Time			$t_{fi}$	—	100	—	
Crossover Time			$t_c$	—	110	—	

(1) Pulse Test:  $PW = 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

$$* \beta_f = \frac{I_C}{I_{B1}}$$

# 1.3

## TYPICAL STATIC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE



## TYPICAL DYNAMIC CHARACTERISTICS

FIGURE 7 — STORAGE TIME




FIGURE 8 — STORAGE TIME




FIGURE 9 — COLLECTOR CURRENT FALL TIME




FIGURE 10 — COLLECTOR CURRENT FALL TIME




FIGURE 11 — Crossover TIME





FIGURE 12 — Crossover TIME



1.3

FIGURE 13 — INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 14 — PEAK REVERSE BASE CURRENT



### GUARANTEED SAFE OPERATING AREA LIMITS

FIGURE 15 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA





FIGURE 16 — MAXIMUM REVERSE BIAS SAFE OPERATING AREA



### SAFE OPERATING AREA INFORMATION

#### FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ — $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 15 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(\text{pk})$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 15 may be found at any case temperature by using the appropriate curve on Figure 18.

$T_J(\text{pk})$  may be calculated from the data in Figure 17. At high case temperatures, thermal limitations will reduce

the power that can be handled to values less than the limitations imposed by second breakdown.

#### REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 16 gives the RBSOA characteristics.

FIGURE 17 — THERMAL RESPONSE




FIGURE 18 — POWER DERATING






TABLE 1 — RESISTIVE LOAD SWITCHING






## 1.3

TABLE 2 — INDUCTIVE LOAD SWITCHING




## TYPICAL INDUCTIVE SWITCHING WAVEFORMS



$I_C(pk) = 3.0 \text{ Amps}$   
 $I_{B1} = 0.3 \text{ Amp}$   
 $V_{BE(off)} = 5.0 \text{ Volts}$   
 $V_{CE(pk)} = 300 \text{ Volts}$   
 $T_C = 25^\circ\text{C}$   
 Time Base = 20 ns/cm

$I_C(pk) = 3.0 \text{ Amps}$   
 $I_{B1} = 0.3 \text{ Amp}$   
 $V_{BE(off)} = 5.0 \text{ Volts}$   
 $V_{CE(pk)} = 300 \text{ Volts}$   
 $T_C = 25^\circ\text{C}$   
 Time Base = 20 ns/cm





# MOTOROLA

## MJ16002A MJH16002A

# 1.3

### Designer's Data Sheet

#### SWITCHMODE III SERIES NPN SILICON POWER TRANSISTORS


These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications.

#### Typical Applications:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

#### Features:

- Fast Turn-Off Times
  - 100 ns Inductive Fall Time — 100°C (Typ)
  - 120 ns Inductive Crossover Time — 100°C (Typ)
  - 500 ns Inductive Storage Time — 100°C (Typ)
- Operating Temperature Range -65 to +200°C
- 100°C Performance Specified for:
  - Reverse-Biased SOA with Inductive Loads
  - Switching Times with Inductive Loads
  - Saturation Voltages
  - Leakage Currents



#### MAXIMUM RATINGS

Rating	Symbol	Max	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	500	Vdc
Collector-Emitter Voltage	$V_{CEV}$	1000	Vdc
Emitter-Base Voltage	$V_{EB}$	6.0	Vdc
Collector Current — Continuous	$I_C$	5.0	Adc
— Peak (1)	$I_{CM}$	10	Adc
Base Current — Continuous	$I_B$	4.0	Adc
— Peak (1)	$I_{BM}$	8.0	Adc
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200	°C

	MJ16002A	MJH16002A	Watts
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	125	100	
Derate above $25^\circ\text{C}$	0.714	0.833	W/°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.4	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 5 Seconds	$T_L$	275	°C

(1) Pulse Test Pulse Width ≤ 5 ms, Duty Cycle ≤ 10%



#### Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

#### 5.0 AMPERE

#### NPN SILICON POWER TRANSISTORS

#### 1000 VOLTS 125 WATTS



ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS (1)</b>					
Collector-Emitter Sustaining Voltage (Table 2) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	500	—	—	Vdc
Collector Cutoff Current ( $V_{CEV} = 1000\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = 1000\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	—	—	0.25 1.5	mAdc
Collector Cutoff Current ( $V_{CE} = 850\text{ Vdc}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	2.5	mAdc
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mAdc

## SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 15			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 16			

## ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage ( $I_C = 1.5\text{ Adc}$ , $I_B = 0.2\text{ Adc}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	1.0 2.5 2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— — —	— — —	1.5 1.5	Vdc
DC Current Gain ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	5.0	—	—	—

## DYNAMIC CHARACTERISTICS

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	—	—	200	pF
--	----------	---	---	-----	----

## SWITCHING CHARACTERISTICS

Resistive Load (Table 1)							
Delay Time	(I <sub>C</sub> = 3.0 Adc, V <sub>CC</sub> = 250 Vdc, I <sub>B1</sub> = 0.4 Adc, PW = 30 μs, Duty Cycle ≤2.0%)	(I <sub>B2</sub> = 0.8 Adc, R <sub>B2</sub> = 8.0 Ω)	t <sub>d</sub>	—	30	100	ns
Rise Time			t <sub>r</sub>	—	100	300	
Storage Time			t <sub>s</sub>	—	1000	3000	
Fall Time			t <sub>f</sub>	—	60	300	
Storage Time			t <sub>s</sub>	—	400	—	
Fall Time			t <sub>f</sub>	—	130	—	
Inductive Load (Table 2)							
Storage Time	(I <sub>C</sub> = 3.0 Adc, I <sub>B1</sub> = 0.4 Adc, V <sub>BE(off)</sub> = 5.0 Vdc, V <sub>CE(pk)</sub> = 400 Vdc)	(T <sub>J</sub> = 100°C)	t <sub>sv</sub>	—	500	1600	ns
Fall Time			t <sub>fi</sub>	—	100	200	
Crossover Time			t <sub>c</sub>	—	120	250	
Storage Time		(T <sub>J</sub> = 150°C)	t <sub>sv</sub>	—	600	—	
Fall Time			t <sub>fi</sub>	—	120	—	
Crossover Time			t <sub>c</sub>	—	160	—	

(1) Pulse Test:  $PW = 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

TYPICAL STATIC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE



$$\beta = \frac{I_C}{I_B}$$

## TYPICAL DYNAMIC CHARACTERISTICS

FIGURE 7 — STORAGE TIME




FIGURE 8 — STORAGE TIME




FIGURE 9 — COLLECTOR CURRENT FALL TIME




FIGURE 10 — COLLECTOR CURRENT FALL TIME




FIGURE 11 — Crossover Time





FIGURE 12 — Crossover Time



$$\beta_f = \frac{I_C}{I_{B1}}$$

FIGURE 13 — INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 14 — PEAK REVERSE BASE CURRENT



GUARANTEED SAFE OPERATING AREA LIMITS

FIGURE 15 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA





FIGURE 16 — MAXIMUM REVERSE BIAS SAFE OPERATING AREA



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ — $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 15 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 15 may be found at any case temperature by using the appropriate curve on Figure 18.

$T_J(pk)$  may be calculated from the data in Figure 17. At high case temperatures, thermal limitations will reduce

the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 16 gives the RBSOA characteristics.









TABLE 1 — RESISTIVE LOAD SWITCHING




\*Tektronix AM503  
 P6302 or Equivalent



Note: Adjust -V to obtain desired  $V_{BE}(\text{off})$  at Point A.

TABLE 2 — INDUCTIVE LOAD SWITCHING



$$T_1 \approx \frac{L_{coil} (I_{C(pk)})}{V_{CC}}$$
  
 $T_1$  adjusted to obtain  $I_{C(pk)}$

BVCEO(sus)  
L = 10 mH  
RB2 = ∞  
VCC = 20 Volts  
IC(pk) = 100 mA

\*Tektronix AM503  
P6302 or Equivalent


Inductive Switching  
L = 200 μH  
RB2 = 0  
VCC = 20 Volts  
RB1 selected for desired IB1

Scope — Tektronix  
7403 or Equivalent

RBSOA  
L = 200 μH  
RB2 = 0  
VCC = 20 Volts  
RB1 selected for desired IB1


Note: Adjust -V to obtain desired VBE(off) at Point A.

TYPICAL INDUCTIVE SWITCHING WAVEFORMS



IC(pk) = 3.0 Amps  
IB1 = 0.3 Amp  
VBE(off) = 5.0 Volts  
VCE(pk) = 300 Volts  
TC = 25°C  
Time Base = 20 ns/cm

IC(pk) = 3.0 Amps  
IB1 = 0.3 Amp  
VBE(off) = 5.0 Volts  
VCE(pk) = 300 Volts  
TC = 25°C  
Time Base = 20 ns/cm



**MJ16006**  
**MJ16008**  
**MJH16006**  
**MJH16008**



**MOTOROLA**

1.3

## Designers Data Sheet

### SWITCHMODE III SERIES NPN SILICON POWER TRANSISTORS

These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications. The MJ16008 and MJH16008 are selected high gain versions of the MJ16006 and MJH16006 for applications where drive current is limited.

Typical Applications: Features:

- Switching
  - Regulators
  - Inverters
  - Solenoids
  - Relay Drivers
  - Motor Controls
  - Deflection Circuits
- Fast Turn-Off Times
  - 70 ns Inductive Fall Time - 100°C (Typ)
  - 100 ns Inductive Crossover Time - 100°C (Typ)
  - 500 ns Inductive Storage Time - 100°C (Typ)
- 100°C Performance Specified for:
  - Reverse-Biased SOA with Inductive Load
  - Switching Times with Inductive Loads
  - Saturation Voltages
  - Leakage Currents



### MAXIMUM RATINGS

Rating	Symbol	MJ16006 MJ16008	MJH16006 MJH16008	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	450		Vdc
Collector-Emitter Voltage	$V_{CEV}$	850		Vdc
Emitter-Base Voltage	$V_{EB}$	6.0		Vdc
Collector Current				Adc
— Continuous	$I_C$	8.0		
— Peak (1)	$I_{CM}$	16		
Base Current				Adc
— Continuous	$I_B$	6.0		
— Peak (1)	$I_{BM}$	12		
Total Device Dissipation	$P_D$			Watts
@ $T_C = 25^\circ\text{C}$		150	125	
@ $T_C = 100^\circ\text{C}$		85.5	50	
Derate above $25^\circ\text{C}$		0.86	1.0	$W/^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to 200	-55 to 150	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.17	$^\circ\text{C/W}$
Lead Temperature for Soldering Purposes, 1/8" from Case for 5 Seconds.	$T_L$	275	$^\circ\text{C}$


(1) Pulse Test: Pulse Width  $\leq 50 \mu\text{s}$ , Duty Cycle  $\geq 10\%$ .

### Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit Curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

### 8.0 AMPERE NPN SILICON POWER TRANSISTORS

450 VOLTS  
 125 AND 150 WATTS




**MJ16006**  
**MJ16008**



NOTES:  
 1. DIMENSIONS D AND V ARE DATUMS  
 2.  $\square$  IS SEATING PLANE AND DATUM  
 3. POSITIONAL TOLERANCE FOR  
 MOUNTING HOLE Q  
 FOR LEADS:  
 $\square$   $\phi$  0.13 (0.005)  $\square$  T V  $\square$   $\square$   
 4. DIMENSIONS AND TOLERANCES PER  
 ANSI Y14.5, 1973.

**CASE 1-05**  
**TO-204AA**  
 (Formerly TO-3)



**MJH16006**  
**MJH16008**



MILLIMETERS		INCHES	
DIM.	MIN. MAX.	DIM.	MIN. MAX.
A	20.32 21.08	0.800 0.830	
B	15.48 15.90	0.610 0.628	
C	4.19 5.08	0.165 0.200	
D	1.02 1.85	0.040 0.075	
E	1.35 1.65	0.053 0.065	
G	5.21 5.72	0.205 0.225	
H	2.41 3.20	0.095 0.126	
J	0.38 0.64	0.015 0.025	
K	17.70 18.48	0.500 0.730	
L	15.48 18.51	0.610 0.730	
M	12.19 12.70	0.480 0.500	
Q	0.04 0.22	0.001 0.008	

**CASE 340-01**  
**TO-218AC**

**MJ16006**  
**MJH16006**
**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS (1)</b>					
Collector-Emitter Sustaining Voltage (Table 2) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	450	—	—	Vdc
Collector Cutoff Current ( $V_{CEV} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	—	—	0.25 1.5	mAdc
Collector Cutoff Current ( $V_{CE} = 850\text{ Vdc}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	2.5	mAdc
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mAdc

**SECOND BREAKDOWN**

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 15			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 16			

**ON CHARACTERISTICS (1)**

Collector-Emitter Saturation Voltage ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 0.66\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 0.66\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	2.5 3.0 3.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 0.66\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 0.66\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc
DC Current Gain ( $I_C = 8.0\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	5.0	—	—	—

**DYNAMIC CHARACTERISTICS**

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	—	—	350	pF
--	----------	---	---	-----	----

**SWITCHING CHARACTERISTICS**

Resistive Load (Table 1)							
Delay Time	$(I_C = 5.0\text{ Adc},$ $V_{CC} = 250\text{ Vdc},$ $I_{B1} = 0.66\text{ Adc},$ $PW = 30\text{ }\mu\text{s},$ Duty Cycle $\leq 2.0\%$ )	$(I_{B2} = 1.3\text{ Adc},$ $R_{B2} = 4.0\text{ }\Omega)$	$t_d$	—	20	50	ns
Rise Time			$t_r$	—	85	250	
Storage Time			$t_s$	—	1000	2500	
Fall Time			$t_f$	—	70	250	
Storage Time		$(V_{BE(off)} = 5.0\text{ Vdc})$	$t_s$	—	500	—	
Fall Time			$t_f$	—	100	—	
Inductive Load (Table 2)							
Storage Time	$(I_C = 5.0\text{ Adc},$ $I_{B1} = 0.66\text{ Adc},$ $V_{BE(off)} = 5.0\text{ Vdc},$ $V_{CE(pk)} = 400\text{ Vdc})$	$(T_J = 100^\circ\text{C})$	$t_{SV}$	—	700	1800	ns
Fall Time			$t_{fi}$	—	80	200	
Crossover Time			$t_c$	—	150	250	
Storage Time		$(T_J = 150^\circ\text{C})$	$t_{sv}$	—	800	—	
Fall Time			$t_{fi}$	—	80	—	
Crossover Time			$t_c$	—	200	—	

(1) Pulse Test:  $PW = 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$

**MJ16008**  
**MJH16008**
**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage (Table 2) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	450	—	—	Vdc
Collector Cutoff Current ( $V_{CE} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	—	—	0.25 1.5	mAdc
Collector Cutoff Current ( $V_{CE} = 850\text{ Vdc}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	2.5	mAdc
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mAdc

**SECOND BREAKDOWN**

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 15			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 16			

**ON CHARACTERISTICS (1)**

Collector-Emitter Saturation Voltage ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.3\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 0.5\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 0.5\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	2.5 3.0 3.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 0.5\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 0.5\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc
DC Current Gain ( $I_C = 8.0\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	7.0	—	—	—

**DYNAMIC CHARACTERISTICS**

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	—	—	350	pF
--	----------	---	---	-----	----

**SWITCHING CHARACTERISTICS**

Resistive Load (Table 1)								
Delay Time	$(I_C = 5.0\text{ Adc},$ $V_{CC} = 250\text{ Vdc},$ $I_{B1} = 0.5\text{ Adc},$ $PW = 30\text{ }\mu\text{s},$ Duty Cycle $\leq 2.0\%$ )	$(I_{B2} = 1.0\text{ Adc},$ $R_{B2} = 4.0\text{ }\Omega)$	$t_d$	—	20	50	ns	
Rise Time			$t_r$	—	100	250		
Storage Time			$t_s$	—	900	2200		
Fall Time			$t_f$	—	70	250		
Storage Time			$(V_{BE(off)} = 5.0\text{ Vdc})$	$t_s$	—	400		—
Fall Time				$t_f$	—	50		—
Inductive Load (Table 2)								
Storage Time	$(I_C = 5.0\text{ Adc},$ $I_{B1} = 0.5\text{ Adc},$ $V_{BE(off)} = 5.0\text{ Vdc},$ $V_{CE(pk)} = 400\text{ Vdc})$	$(T_J = 100^\circ\text{C})$	$t_{sy}$	—	500	1400	ns	
Fall Time			$t_{fi}$	—	70	150		
Crossover Time			$t_c$	—	100	200		
Storage Time		$(T_J = 150^\circ\text{C})$	$t_{sy}$	—	600	—		
Fall Time			$t_{fi}$	—	100	—		
Crossover Time			$t_c$	—	150	—		

(1) Pulse Test:  $PW = 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

## TYPICAL STATIC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE





1.3

## TYPICAL INDUCTIVE SWITCHING CHARACTERISTICS

FIGURE 7 — STORAGE TIME




FIGURE 8 — STORAGE TIME




FIGURE 9 — COLLECTOR CURRENT FALL TIME




FIGURE 10 — COLLECTOR CURRENT FALL TIME




FIGURE 11 — CROSSOVER TIME





FIGURE 12 — CROSSOVER TIME



$$^*\beta_f = \frac{I_C}{I_B}$$

FIGURE 13 — INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 14 — PEAK REVERSE BASE CURRENT







TABLE 1 — RESISTIVE LOAD SWITCHING



Note: Adjust  $-V$  to obtain desired  $V_{BE}(off)$  at Point A.

TABLE 2 — INDUCTIVE LOAD SWITCHING



## SAFE OPERATING AREA INFORMATION

## FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 15 and 15A are based on  $T_C = 25^\circ\text{C}$ ;  $T_J(\text{pk})$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 15 and 15A may be found at any case temperature by using the appropriate curve on Figure 17.

$T_J(\text{pk})$  may be calculated from the data in Figure 18. At high case temperatures, thermal limitations will re-

duce the power that can be handled to values less than the limitations imposed by second breakdown.

## REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 16 gives the RBSOA characteristics.

GUARANTEED SAFE OPERATING AREA LIMITS

FIGURE 15 — MAXIMUM FORWARD BIAS  
SAFE OPERATING AREA, MJ16006 & MJ16008




FIGURE 15A — SAFE OPERATING AREA,  
MJH16006 & MJH16008




FIGURE 16 — MAXIMUM REVERSE BIAS  
SAFE OPERATING AREA




FIGURE 17 — POWER DERATING





FIGURE 18 — THERMAL RESPONSE





## Designer's Data Sheet

### 1.0 kV SWITCHMODE III SERIES NPN SILICON POWER TRANSISTORS


These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications.

#### Typical Applications:

- Switching Regulators
- Inverters
- Solenoids
- Relay Drivers
- Motor Controls
- Deflection Circuits

#### Features:

- Collector-Emitter Voltage —  $V_{CEX} = 1000$  Vdc
- Fast Turn-Off Times  
80 ns Inductive Fall Time — 100°C (Typ)  
120 ns Inductive Crossover Time — 100°C (Typ)  
800 ns Inductive Storage Time — 100°C (Typ)
- 100°C Performance Specified for:  
Reverse-Biased SOA with Inductive Load  
Switching Times with Inductive Loads  
Saturation Voltages  
Leakage currents



#### MAXIMUM RATINGS

Rating	Symbol	MJ16006A	MJH16006A	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	500		Vdc
Collector-Emitter Voltage	$V_{CEV}$	1000		Vdc
Emitter-Base Voltage	$V_{EB}$	6.0		Vdc
Collector Current — Continuous	$I_C$	8.0		Adc
— Peak (1)	$I_{CM}$	16		
Base Current — Continuous	$I_B$	6.0		Adc
— Peak (1)	$I_{BM}$	12		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	150	125	Watts
@ $T_C = 100^\circ\text{C}$		85	50	
Derate above $T_C = 25^\circ\text{C}$		0.86	1.0	W/°C
Operating and Storage Junction Temperature Range	$T_{J,Tstg}$	-65 to 200	-55 to 150	°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.17	1.0 °C/W
Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	°C

(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle ≤ 10%.


#### Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit Curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

#### 8.0 AMPERE

### NPN SILICON POWER TRANSISTORS


500 VOLTS  
125 and 150 WATTS



- NOTES
1. DIMENSIONS D AND V ARE DATUMS.
  2. [ ] IS SEATING PLANE AND DATUM.
  3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Ø.
  4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.48	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.25	1.65	0.050	0.065
F	5.21	5.72	0.205	0.225
G	2.41	3.20	0.095	0.126
H	0.38	0.64	0.015	0.025
J	12.70	15.48	0.500	0.610
K	15.48	18.51	0.610	0.730
M	12.19	12.70	0.480	0.500
N	4.04	4.22	0.159	0.166

CASE 1-05  
TO-204AA  
(Formerly TO-3)



DIM	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.48	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.25	1.65	0.050	0.065
F	5.21	5.72	0.205	0.225
G	2.41	3.20	0.095	0.126
H	0.38	0.64	0.015	0.025
J	12.70	15.48	0.500	0.610
K	15.48	18.51	0.610	0.730
M	12.19	12.70	0.480	0.500
N	4.04	4.22	0.159	0.166

CASE 340-01  
TO-218AC

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS (1)</b>					
Collector-Emitter Sustaining Voltage (Table 2) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE0(sus)}$	500	—	—	Vdc
Collector Cutoff Current ( $V_{CEV} = 1000\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = 1000\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	—	—	0.25 1.5	mAdc
Collector Cutoff Current ( $V_{CE} = 1000\text{ Vdc}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	2.5	mAdc
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mAdc

**SECOND BREAKDOWN**

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$		See Figures 14 or 15		
Clamped Inductive SOA with Base Reverse Biased	$RBSOA$		See Figure 16		

**ON CHARACTERISTICS (1)**

Collector-Emitter Saturation Voltage ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.6\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	1.0 1.5 1.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc
DC Current Gain ( $I_C = 8.0\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	5.0	—	—	—

**DYNAMIC CHARACTERISTICS**

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	—	—	350	pF
--	----------	---	---	-----	----

**SWITCHING CHARACTERISTICS****Resistive Load (Table 1) MJ16006A**

Delay Time	$(I_C = 5.0\text{ Adc}$ , $V_{CC} = 250\text{ Vdc}$ , $I_{B1} = 0.66\text{ Adc}$ , $PW = 30\ \mu\text{s}$ , Duty Cycle $\leq 2.0\%$ )	$(I_{B2} = 1.3\text{ Adc}$ , $R_{B2} = 4.0\ \Omega)$	$t_d$	—	25	100	ns
Rise Time			$t_r$	—	400	700	
Storage Time			$t_s$	—	1400	3000	
Fall Time			$t_f$	—	175	400	
Storage Time		$(V_{BE(off)} = 5.0\text{ Vdc})$	$t_s$	—	475	—	
Fall Time			$t_f$	—	100	—	

**Inductive Load (Table 2) MJ16006A**

Storage Time	$(I_C = 5.0\text{ Adc}$ , $I_{B1} = 0.66\text{ Adc}$ , $V_{BE(off)} = 5.0\text{ Vdc}$ , $V_{CE(pk)} = 400\text{ Vdc}$ )	$(T_J = 100^\circ\text{C})$	$t_{sv}$	—	800	2000	ns
Fall Time			$t_{fi}$	—	80	200	
Crossover Time			$t_c$	—	120	300	
Storage Time		$(T_J = 150^\circ\text{C})$	$t_{sv}$	—	1000	—	
Fall Time			$t_{fi}$	—	90	—	
Crossover Time			$t_c$	—	150	—	

(1) Pulse Test:  $PW = 300\ \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .



## TYPICAL STATIC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER SATURATION VOLTAGE




FIGURE 5 — CAPACITANCE




FIGURE 6 — PEAK REVERSE BASE CURRENT






TABLE 1 — RESISTIVE LOAD SWITCHING



\*Tektronix  
AM503  
P6302 or Equivalent

$V_{CC}$	250 V
$R_L$	50 $\Omega$
$I_C$	5.0 A
$I_B$	0.66 A



$V_{CC}$	250 V
$R_L$	50 $\Omega$
$I_C$	5.0 A
$I_{B1}$	0.66 A
$I_{B2}$	1.0 A
$R_{B1}$	20 $\Omega$
$R_{B2}$	4.0 $\Omega$

\*Note: Adjust -V to obtain desired  $V_{BE(off)}$  at Point A.  
For  $V_{BE(off)} = 5.0$  V,  $R_{B2} = 0$

FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS





TABLE 2 — INDUCTIVE LOAD SWITCHING



## TYPICAL INDUCTIVE SWITCHING CHARACTERISTICS

 $I_C/I_{B1} = 5.0$ ,  $T_C = 100^\circ\text{C}$ ,  $V_{CE(\text{pk})} = 400 \text{ V}$ 

FIGURE 8 — STORAGE TIME



 $I_C/I_{B1} = 10$ ,  $T_C = 100^\circ\text{C}$ ,  $V_{CE(\text{pk})} = 400 \text{ V}$ 

FIGURE 9 — STORAGE TIME



## GUARANTEED SAFE OPERATING AREA LIMITS (Continued)

FIGURE 16 — MAXIMUM RATED REVERSE BIAS SAFE OPERATING AREA





FIGURE 17 — POWER DERATING



## SAFE OPERATING AREA INFORMATION

## FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figures 14 and 15 are based on  $T_C = 25^\circ\text{C}$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figures 14 and 15 may be found at any case temperature by using the appropriate curve on Figure 17.

$T_{J(pk)}$  may be calculated from the data in Figure 18. At high case temperatures, thermal limitations will re-

duce the power that can be handled to values less than the limitations imposed by second breakdown.



## REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable putting reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 16 gives the RBSOA characteristics.



FIGURE 18 — THERMAL RESPONSE  
MJ16006A

1.3

## TYPICAL INDUCTIVE SWITCHING CHARACTERISTICS (Continued)

 $I_C/I_B = 5.0$ ,  $T_C = 100^\circ\text{C}$ ,  $V_{CE(pk)} = 400\text{ V}$  $I_C/I_B = 10$ ,  $T_C = 100^\circ\text{C}$ ,  $V_{CE(pk)} = 400\text{ V}$ 



$$^*\beta_F = \frac{I_C}{I_B}$$



## GUARANTEED SAFE OPERATING AREA LIMITS

MJ16006A

MJH16006A





# MOTOROLA

# MJ16010 MJ16012 MJH16010 MJH16012

# 1.3

## Designer's Data Sheet

### SWITCHMODE III SERIES NPN SILICON POWER TRANSISTORS

These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications. The MJ16012 and MJH16012 are selected high gain versions of the MJ16010 and MJH16010 for applications where drive current is limited.

Typical Applications: Features:

- Switching Regulators
- Inverters
- Solenoids
- Relay Drivers
- Motor Controls
- Deflection Circuits
- Fast Turn-Off Times —  $T_C = 100^\circ\text{C}$   
50 ns Inductive Fall Time (Typ)  
90 ns Inductive Crossover Time (Typ)  
800 ns Inductive Storage Time (Typ)
- $100^\circ\text{C}$  Performance Specified for:  
Reverse-Biased SOA with Inductive Loads  
Switching Times with Inductive Loads  
Saturation Voltages  
Leakage Currents

### MAXIMUM RATINGS

Rating	Symbol	MJ16010 MJ16012	MJH16010 MJH16012	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	450		Vdc
Collector-Emitter Voltage	$V_{CEV}$	850		Vdc
Emitter-Base Voltage	$V_{EB}$	6.0		Vdc
Collector Current — Continuous	$I_C$	15		Adc
— Peak (1)	$I_{CM}$	20		
Base Current — Continuous	$I_B$	10		Adc
— Peak (1)	$I_{BM}$	15		
Total Device Dissipation	$P_D$			Watts
@ $T_C = 25^\circ\text{C}$		175	135	
@ $T_C = 100^\circ\text{C}$		100	53.8	
Derate above $25^\circ\text{C}$		1.0	1.11	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to 200	-55 to 150	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^\circ\text{C}/\text{W}$
Lead Temperature for Soldering Purposes, 1/8" from Case for 5 Seconds	$T_L$	275	$^\circ\text{C}$

(1) Pulse Test: Pulse Width  $\leq 5.0 \mu\text{s}$ , Duty Cycle  $\geq 10\%$ .


### Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

15 AMPERE

### NPN SILICON POWER TRANSISTORS

450 VOLTS  
135 AND 175 WATTS




MJ16010  
MJ16012



NOTES  
1. DIMENSIONS Q AND V ARE DATUMS.  
2.  $\square$  IS SEATING PLANE AND DATUM.  
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE D.  
FOR LEADS:  
4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1972.

DIM	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	21.08	—	0.833	—
C	0.35	1.65	0.010	0.300
D	0.91	1.65	0.038	0.065
E	1.42	1.78	0.055	0.070
F	30.15	85C	1.187	85C
G	13.93	85C	0.449	85C
H	5.46	85C	0.215	85C
J	16.89	85C	0.665	85C
K	11.15	15.18	0.440	0.480
L	3.81	4.18	0.151	0.165
M	26.67	—	1.060	—
N	4.83	5.33	0.190	0.210
V	3.81	4.18	0.151	0.165

CASE 1-05  
TO-204AA  
(Formerly TO-3)



MJH16010  
MJH16012



DIM	MIN	MAX	MIN	MAX
A	20.32	21.08	0.805	0.830
B	15.48	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.97	1.65	0.040	0.065
E	1.38	1.65	0.053	0.065
F	5.21	5.72	0.205	0.225
G	2.41	3.20	0.095	0.126
H	0.28	0.44	0.011	0.025
K	12.70	15.48	0.500	0.610
L	15.88	16.51	0.625	0.650
M	12.79	12.70	0.480	0.500
D	4.04	4.22	0.159	0.166

CASE 340-01  
TO-218AC



MJ16010  
MJH16010ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage (Table 2) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	450	—	—	Vdc
Collector Cutoff Current ( $V_{CE} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	— —	— —	0.25 1.5	mA
Collector Cutoff Current ( $V_{CE} = 850\text{ Vdc}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	2.5	mA
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mA

## SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 15			
Clamped Inductive SOA with Base Reverse Biased	$RBSOA$	See Figure 16			

## ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 0.7\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 1.3\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 1.3\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	2.5 3.0 3.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 1.3\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 1.3\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc
DC Current Gain ( $I_C = 15\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	5.0	—	—	—

## DYNAMIC CHARACTERISTICS

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	—	—	400	pF
--	----------	---	---	-----	----

## SWITCHING CHARACTERISTICS

## Resistive Load (Table 1)

Delay Time	$(I_C = 10\text{ Adc}$ , $V_{CE} = 250\text{ Vdc}$ , $I_{B1} = 1.3\text{ Adc}$ , $PW = 30\ \mu\text{s}$ , Duty Cycle $\leq 2.0\%$ )	$(I_{B2} = 2.6\text{ Adc}$ , $R_B = 1.6\ \Omega$ )	$t_d$	—	20	—	ns
Rise Time			$t_r$	—	200	—	
Storage Time			$t_s$	—	1200	—	
Fall Time			$t_f$	—	200	—	
Storage Time			$t_s$	—	650	—	
Fall Time			$t_f$	—	80	—	

## Inductive Load (Table 2)

Storage Time	$(I_C = 10\text{ Adc}$ , $I_{B1} = 1.3\text{ Adc}$ , $V_{BE(off)} = 5.0\text{ Vdc}$ , $V_{CE(pk)} = 400\text{ Vdc}$ )	$(T_C = 100^\circ\text{C})$	$t_{sv}$	—	800	1800	ns
Fall Time			$t_{fi}$	—	50	200	
Crossover Time			$t_c$	—	90	250	
Storage Time		$(T_C = 150^\circ\text{C})$	$t_{sv}$	—	1050	—	
Fall Time			$t_{fi}$	—	70	—	
Crossover Time			$t_c$	—	120	—	

(1) Pulse Test: Pulse Width =  $300\ \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

MJ16012  
MJH16012ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage (Table 2) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	450	—	—	Vdc
Collector Cutoff Current ( $V_{CEV} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	— —	— —	0.25 1.5	mAdc
Collector Cutoff Current ( $V_{CE} = 850\text{ Vdc}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	2.5	mAdc
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mAdc
<b>SECOND BREAKDOWN</b>					
Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 15			
Clamped Inductive SOA with Base Reverse Biased	$RBSOA$	See Figure 16			

## ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 0.5\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	2.5 3.0 3.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc
DC Current Gain ( $I_C = 15\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	7.0	—	—	—

## DYNAMIC CHARACTERISTICS

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_C = 0$ , $f_{\text{test}} = 1.0\text{ kHz}$ )	$C_{ob}$	—	—	400	pF
---	----------	---	---	-----	----

## SWITCHING CHARACTERISTICS

Resistive Load (Table 1)							
Delay Time	$(I_C = 10\text{ Adc}, V_{CC} = 250\text{ Vdc}, I_{B1} = 1.0\text{ Adc}, PW = 30\text{ }\mu\text{s}, \text{Duty Cycle} \leq 2.0\%)$	$(I_{B2} = 2.0\text{ Adc}, R_B = 1.6\text{ }\Omega)$	$t_d$	—	20	—	ns
Rise Time			$t_r$	—	200	—	
Storage Time			$t_s$	—	900	—	
Fall Time			$t_f$	—	150	—	
Storage Time			$(V_{BE(off)} = 5.0\text{ Vdc})$	$t_s$	—	500	
Fall Time	$t_f$	—		40	—		
Inductive Load (Table 2)							
Storage Time	$(I_C = 10\text{ Adc}, I_{B1} = 1.0\text{ Adc}, V_{BE(off)} = 5.0\text{ Vdc}, V_{CE(pk)} = 400\text{ Vdc})$	$(T_C = 100^\circ\text{C})$	$t_{sv}$	—	650	1500	ns
Fall Time			$t_{fi}$	—	30	150	
Crossover Time			$t_c$	—	50	200	
Storage Time		$(T_C = 150^\circ\text{C})$	$t_{sv}$	—	850	—	
Fall Time			$t_{fi}$	—	30	—	
Crossover Time		$t_c$	—	70	—		

(1) Pulse Test: Pulse Width =  $300\ \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

TYPICAL STATIC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE



## TYPICAL DYNAMIC CHARACTERISTICS

FIGURE 7 — STORAGE TIME




FIGURE 8 — STORAGE TIME




FIGURE 9 — COLLECTOR CURRENT FALL TIME




FIGURE 10 — COLLECTOR CURRENT FALL TIME




FIGURE 11 — CROSSOVER TIME





FIGURE 12 — CROSSOVER TIME



$$\beta_f^* = \frac{I_C}{I_{B1}}$$

1.3

FIGURE 13 — INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 14 — PEAK REVERSE BASE CURRENT



### GUARANTEED SAFE OPERATING AREA LIMITS

FIGURE 15 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA





FIGURE 16 — MAXIMUM REVERSE BIAS SAFE OPERATING AREA



### SAFE OPERATING AREA INFORMATION

#### FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 15 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 15 may be found at any case temperature by using the appropriate curve on Figure 18.

$T_J(pk)$  may be calculated from the data in Figure 17. At high case temperatures, thermal limitations will re-

duce the power that can be handled to values less than the limitations imposed by second breakdown.

#### REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 16 gives the RBSOA characteristics.

FIGURE 17 — THERMAL RESPONSE




FIGURE 18 — POWER DERATING






TABLE 1 — RESISTIVE LOAD SWITCHING




\*Tektronix AM503  
P6302 or Equivalent



Note: Adjust -V to obtain desired  $V_{BE(off)}$  at Point A.





$$T_1 \approx \frac{L_{\text{coil}} (I_{Cpk})}{V_{CC}}$$

 $T_1$  adjusted to obtain  $I_{C(pk)}$  $BV_{CEO}$  $L = 10 \text{ mH}$  $R_{B2} = \infty$  $V_{CC} = 20 \text{ V}$  Its

\*Tektronix AM503  
P6302 or Equivalent

## Inductive Switching

 $L = 200 \mu\text{H}$  $R_{B2} = 0$  $V_{CC} = 20 \text{ V}$ 

$R_{g1}$  selected for desired  $I_{g1}$


RBSOA

 $L = 200 \mu\text{H}$ 
$$R_{R2} = 0$$
 $V_{CC} = 20 \text{ V}$ 


$R_{B1}$  selected for desired  $I_{B1}$

Note: Adjust  $-V$  to obtain desired  $V_{BE(off)}$  at Point A.

$I_{C(pk)} = 10 \text{ A}$   
 $I_{B1} = 1.0 \text{ A}$   
 $V_{BE(off)} = 5.0 \text{ V}$   
 $V_{CE(pk)} = 400 \text{ V}$   
 $T_C = 25^\circ\text{C}$   
 Time Base =  
 100 ns/cm



$I_{C(pk)} = 10 \text{ A}$   
 $I_{B1} = 1.0 \text{ A}$   
 $V_{BE(off)} = 5.0 \text{ V}$   
 $V_{CE(pk)} = 400 \text{ V}$   
 $T_C = 25^\circ\text{C}$   
 Time Base =  
 20 ns/cm





# MOTOROLA

## MJ16010A MJH16010A

# 1.3


### Designer's Data Sheet

#### 1.0 kV SWITCHMODE III SERIES NPN SILICON POWER TRANSISTORS

These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications.

#### Typical Applications: Features:

- Switching Regulators
- Inverters
- Solenoids
- Relay Drivers
- Motor Controls
- Deflection Circuits
- Collector-Emitter Voltage —  $V_{CEX} = 1000 \text{ Vdc}$
- Fast Turn-Off Times
  - 50 ns Inductive Fall Time —  $100^\circ\text{C}$  (Typ)
  - 90 ns Inductive Crossover Time —  $100^\circ\text{C}$  (Typ)
  - 900 ns Inductive Storage Time —  $100^\circ\text{C}$  (Typ)
- $100^\circ\text{C}$  Performance Specified for:
  - Reverse-Biased SOA with Inductive Load
  - Switching Times with Inductive Loads
  - Saturation Voltages
  - Leakage currents



#### MAXIMUM RATINGS

Rating	Symbol	MJ16010A	MJH16010A	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	500		Vdc
Collector-Emitter Voltage	$V_{CEV}$	1000		Vdc
Emitter-Base Voltage	$V_{EB}$	6.0		Vdc
Collector Current — Continuous	$I_C$	15		Adc
— Peak (1)	$I_{CM}$	20		Adc
Base Current — Continuous	$I_B$	10		Adc
— Peak (1)	$I_{BM}$	15		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	175	135	Watts
@ $T_C = 100^\circ\text{C}$		100	54	
Derate above $T_C = 25^\circ\text{C}$		1.0	1.09	W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$			°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	°C/W
Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	°C

(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle  $\leq 10\%$ .

#### Designer's Data for "Worst Case" Conditions


The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit Curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

15 AMPERE

#### NPN SILICON POWER TRANSISTORS

500 VOLTS  
125 and 175 WATTS

MJ16010A




STYLE 1  
PIN 1 BASE  
2. BASE  
CASE  
3. EMITTER  
4. COLLECTOR

#### NOTES

- DIMENSIONS D AND V ARE DATUMS
- IS SEATING PLANE AND DATUM
- POSITIONAL TOLERANCE FOR MOUNTING HOLE Q
- DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

CASE 1-05  
TO-204AA  
(Formerly TO-3)

MJH16010A



STYLE 1  
PIN 1 BASE  
2. BASE  
3. EMITTER  
4. COLLECTOR

DIM.	MIN.	MAX.	MIN.	MAX.
A	20.32	21.08	0.800	0.830
B	15.48	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.92	1.85	0.040	0.085
E	1.35	1.65	0.053	0.065
F	5.31	5.72	0.209	0.225
G	2.41	3.20	0.095	0.126
H	0.38	0.46	0.015	0.018
I	12.70	15.49	0.500	0.610
J	15.48	18.11	0.610	0.710
K	12.70	12.70	0.480	0.500
L	4.04	4.22	0.159	0.168

CASE 340-01  
TO-218AC

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS (1)</b>					
Collector-Emitter Sustaining Voltage (Table 2) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CEO(sus)}$	500	—	—	Vdc
Collector Cutoff Current ( $V_{CEV} = 1000\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = 1000\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	—	—	0.25 1.5	mAdc
Collector Cutoff Current ( $V_{CE} = 1000\text{ Vdc}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	2.5	mAdc
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mAdc

**SECOND BREAKDOWN**

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figures 14 or 15			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 16			

**ON CHARACTERISTICS (1)**

Collector-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	1.0 1.5 1.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— — —	— — —	1.5 1.5	Vdc
DC Current Gain ( $I_C = 15\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	5.0	—	—	—

**DYNAMIC CHARACTERISTICS**

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	—	—	400	pF
--	----------	---	---	-----	----

**SWITCHING CHARACTERISTICS****Resistive Load (Table 1)**

Delay Time	$(I_C = 10\text{ Adc}$ , $V_{CC} = 250\text{ Vdc}$ , $I_{B1} = 1.3\text{ Adc}$ , $PW = 30\ \mu\text{s}$ , Duty Cycle $\leq 2.0\%$ )	$(I_{B2} = 2.6\text{ Adc}$ , $R_{B2} = 1.6\ \Omega)$	$t_d$	—	25	100	ns
Rise Time			$t_r$	—	325	600	
Storage Time			$t_s$	—	1300	3000	
Fall Time		$(V_{BE(off)} = 5.0\text{ Vdc})$	$t_f$	—	175	400	
Storage Time			$t_s$	—	700	—	
Fall Time			$t_f$	—	80	—	

**Inductive Load (Table 2)**

Storage Time	$(I_C = 10\text{ Adc}$ , $I_{B1} = 1.3\text{ Adc}$ , $V_{BE(off)} = 5.0\text{ Vdc}$ , $V_{CE(pk)} = 400\text{ Vdc}$ )	$(T_J = 100^\circ\text{C})$	$t_{sv}$	—	900	2000	ns
Fall Time			$t_{fi}$	—	50	250	
Crossover Time			$t_c$	—	90	300	
Storage Time		$(T_J = 150^\circ\text{C})$	$t_{sv}$	—	1100	—	
Fall Time			$t_{fi}$	—	70	—	
Crossover Time			$t_c$	—	120	—	

(1) Pulse Test:  $PW = 300\ \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

TYPICAL STATIC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER SATURATION VOLTAGE




FIGURE 5 — CAPACITANCE




FIGURE 6 — PEAK REVERSE BASE CURRENT






TABLE 1 — RESISTIVE LOAD SWITCHING



 $t_d$  and  $t_r$ 

\*Tektronix  
AM503  
P6302 or  
Equivalent

V <sub>CC</sub>	250 V
R <sub>L</sub>	50 Ω
I <sub>C</sub>	5.0 A
I <sub>B1</sub>	0.66 A
I <sub>B2</sub>	1.0 A
R <sub>B1</sub>	20 Ω
R <sub>B2</sub>	4.0 Ω


\*Note: Adjust -V to obtain desired V<sub>BE(off)</sub> at Point A.

For V<sub>BE(off)</sub> = 5.0 V, R<sub>B2</sub> = 0

 $t_s$  and  $t_f$ 

V <sub>CC</sub>	250 V
R <sub>L</sub>	50 Ω
I <sub>C</sub>	5.0 A
I <sub>B</sub>	0.66 A

TABLE 2 — INDUCTIVE LOAD SWITCHING




\*Tektronix AM503  
P6302 or Equivalent

Scope — Tektronix  
7403 or  
Equivalent

Note: Adjust  $-V$  to obtain desired  $V_{BE(off)}$  at Point A.

FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS






1.3

TYPICAL INDUCTIVE SWITCHING CHARACTERISTICS

$I_C/I_B1 = 5.0$ ,  $T_C = 100^\circ\text{C}$ ,  $V_{CE(pk)} = 400\text{ V}$

FIGURE 8 — STORAGE TIME



$I_C/I_B1 = 10$ ,  $T_C = 100^\circ\text{C}$ ,  $V_{CE(pk)} = 400\text{ V}$

FIGURE 9 — STORAGE TIME




FIGURE 10 — COLLECTOR CURRENT FALL TIME




FIGURE 11 — COLLECTOR CURRENT FALL TIME




FIGURE 12 — CROSSOVER TIME





FIGURE 13 — CROSSOVER TIME



## GUARANTEED OPERATING AREA INFORMATION





FIGURE 14 — MAXIMUM RATED FORWARD BIAS  
SAFE OPERATING AREA — MJ16010AFIGURE 15 — MAXIMUM RATED FORWARD BIAS  
SAFE OPERATING AREA — MJH16010AFIGURE 16 — MAXIMUM RATED REVERSE BIAS  
SAFE OPERATING AREA

FIGURE 17 — POWER DERATING



## FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 14 and 15 are based on  $T_C = 25^\circ\text{C}$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figures 14 and 15 may be found at any case temperature by using the appropriate curve on Figure 17.


$T_{J(pk)}$  may be calculated from the data in Figure 18. At high case temperatures, thermal limitations will re-

duce the power that can be handled to values less than the limitations imposed by second breakdown.

## REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable putting reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 16 gives the RBSOA characteristics.

FIGURE 18 — THERMAL RESPONSE




**MOTOROLA**
**MJ16014  
MJ16016**
**1.3**

## Designer's Data Sheet

### SWITCHMODE III SERIES NPN SILICON POWER TRANSISTORS

These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications. The MJ16016 is a selected high-gain version of the MJ16014 for applications where drive current is limited.

#### Typical Applications:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits
- Fast Turn-Off Times
  - 40 ns Inductive Fall Time — 75°C (Typ)
  - 40 ns Inductive Crossover Time — 75°C (Typ)
  - 800 ns Inductive Storage Time — 75°C (Typ)
- Operating Temperature Range -65 to +200°C
- 100°C Performance Specified for:
  - Reverse-Biased SOA with Inductive Loads
  - Switching Times with Inductive Loads
  - Saturation Voltages
  - Leakage Currents

#### MAXIMUM RATINGS

Rating	Symbol	Max	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	450	Vdc
Collector-Emitter Voltage	$V_{CEV}$	850	Vdc
Emitter Base Voltage	$V_{EB}$	6.0	Vdc
Collector Current — Continuous	$I_C$	20	Adc
— Peak (1)	$I_{CM}$	30	
Base Current — Continuous	$I_B$	10	Adc
— Peak (1)	$I_{BM}$	20	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	250	Watts
Derate above 25°C	@ $T_C = 100^\circ\text{C}$	143	
		1.43	W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200	°C


#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.7	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.


**20 AMPERE**

### NPN SILICON POWER TRANSISTORS

**450 VOLTS  
250 WATTS**


#### Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



STYLE 1:  
PIN 1. BASE  
2. EMITTER  
CASE. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.35	39.37	1.510	1.550
B	19.30	21.08	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.60	0.057	0.063
E	—	3.43	—	0.135
F	29.80	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
L	3.84	4.09	0.151	0.161
M	24.89	26.67	0.980	1.050

CASE 197-01  
MODIFIED TO-3

## MJ16014

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage (Table 2) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	450	—	—	Vdc
Collector Cutoff Current ( $V_{CEV} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	—	—	0.25 1.5	mAdc
Collector Cutoff Current ( $V_{CE} = 850\text{ Vdc}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	2.5	mAdc
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mAdc

## SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 15			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 16			

## ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 1.3\text{ Adc}$ ) ( $I_C = 15\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ ) ( $I_C = 15\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	2.5 3.0 3.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 15\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ ) ( $I_C = 15\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc
DC Current Gain ( $I_C = 20\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	5.0	—	—	—

## DYNAMIC CHARACTERISTICS

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	—	—	500	pF
--	----------	---	---	-----	----

## SWITCHING CHARACTERISTICS

Resistive Load (Table 1)							
Delay Time	(I <sub>C</sub> = 15 Adc, V <sub>CC</sub> = 250 Vdc, I <sub>B1</sub> = 2.0 Adc, PW = 30 μs, Duty Cycle ≤2.0%)	(I <sub>B2</sub> = 4.0 Adc, R <sub>B</sub> = 1.6 Ω)	t <sub>d</sub>	—	20	50	ns
Rise Time			t <sub>r</sub>	—	200	500	
Storage Time			t <sub>s</sub>	—	1200	2700	
Fall Time			t <sub>f</sub>	—	200	350	
Storage Time			t <sub>s</sub>	—	650	—	
Fall Time			t <sub>f</sub>	—	80	—	
Inductive Load (Table 2)							
Storage Time	(I <sub>C</sub> = 15 Adc, I <sub>B1</sub> = 2.0 Adc, V <sub>BE(off)</sub> = 5.0 Vdc, V <sub>CE(pk)</sub> = 400 Vdc)	(T <sub>C</sub> = 100°C)	t <sub>sv</sub>	—	800	2700	ns
Fall Time			t <sub>fi</sub>	—	50	200	
Crossover Time			t <sub>c</sub>	—	90	250	
Storage Time		(T <sub>C</sub> = 150°C)	t <sub>sv</sub>	—	1050	—	
Fall Time			t <sub>fi</sub>	—	70	—	
Crossover Time			t <sub>c</sub>	—	120	—	

(1) Pulse Test:  $PW = 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .\* $R_f = \frac{I_C}{I_{B1}}$

## MJ16016

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage (Table 2) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	450	—	—	Vdc
Collector Cutoff Current ( $V_{CEV} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	— —	— —	0.25 1.5	mAdc
Collector Cutoff Current ( $V_{CE} = 850\text{ Vdc}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	2.5	mAdc
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mAdc

## SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 15			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 16			

## ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 15\text{ Adc}$ , $I_B = 1.5\text{ Adc}$ ) ( $I_C = 15\text{ Adc}$ , $I_B = 1.5\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	2.5 3.0 3.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 15\text{ Adc}$ , $I_B = 1.5\text{ Adc}$ ) ( $I_C = 15\text{ Adc}$ , $I_B = 1.5\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc
DC Current Gain ( $I_C = 20\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	7.0	—	—	—

## DYNAMIC CHARACTERISTICS

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{\text{rest}} = 1.0\text{ kHz}$ )	$C_{ob}$	—	—	500	pF
---	----------	---	---	-----	----

## SWITCHING CHARACTERISTICS

Resistive Load (Table 1)							
Delay Time	$(I_C = 15\text{ Adc},$ $V_{CC} = 250\text{ Vdc},$ $I_{B1} = 1.5\text{ Adc},$ $PW = 30\text{ }\mu\text{s},$ Duty Cycle $\leq 2.0\%$ )	$(I_{B2} = 3.0\text{ Adc},$ $R_B = 1.6\text{ }\Omega)$	$t_d$	—	20	50	ns
Rise Time			$t_r$	—	200	500	
Storage Time			$t_s$	—	900	2200	
Fall Time			$t_f$	—	100	250	
Storage Time			$t_s$	—	500	—	
Fall Time			$t_f$	—	40	—	
Inductive Load (Table 2)							
Storage Time	$(I_C = 15\text{ Adc},$ $I_{B1} = 1.5\text{ Adc},$ $V_{BE(off)} = 5.0\text{ Vdc},$ $V_{CE(pk)} = 400\text{ Vdc})$	$(T_C = 100^\circ\text{C})$	$t_{SV}$	—	750	2500	ns
Fall Time			$t_{fi}$	—	30	150	
Crossover Time			$t_c$	—	50	200	
Storage Time			$t_{sv}$	—	900	—	
Fall Time		$(T_C = 150^\circ\text{C})$	$t_{fi}$	—	30	—	
Crossover Time			$t_c$	—	70	—	

(1) Pulse Test:  $PW = 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

$$\beta_{\text{eff}} = \frac{I_C}{I_{B1}}$$



## TYPICAL STATIC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION REGION




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE



## TYPICAL DYNAMIC CHARACTERISTICS

FIGURE 7 — STORAGE TIME




FIGURE 8 — STORAGE TIME




FIGURE 9 — COLLECTOR CURRENT FALL TIME




FIGURE 10 — COLLECTOR CURRENT FALL TIME




FIGURE 11 — CROSSOVER TIME




FIGURE 12 — CROSSOVER TIME






FIGURE 13 — INDUCTIVE SWITCHING MEASUREMENTS



## GUARANTEED SAFE OPERATING AREA LIMITS

FIGURE 15 — MAXIMUM FORWARD BIAS  
SAFE OPERATING AREA

## SAFE OPERATING AREA INFORMATION



## FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 15 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 15 may be found at any case temperature by using the appropriate curve on Figure 18.

$T_J(pk)$  may be calculated from the data in Figure 17. At high case temperatures, thermal limitations will reduce

FIGURE 14 — REVERSE BASE CURRENT


FIGURE 16 — MAXIMUM RATED REVERSE BIAS  
SAFE OPERATING AREA

the power that can be handled to values less than the limitations imposed by second breakdown.

## REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 16 gives the RBSOA characteristics.

FIGURE 17 — THERMAL RESPONSE



1.3

FIGURE 18 — POWER DERATING







TABLE 1 — RESISTIVE LOAD SWITCHING



$V_{CC} = 250 \text{ Vdc}$   
 $R_L = 16 \Omega$   
 $I_C = 15 \text{ A}$   
 $I_B = 1.5 \text{ A}$



\*Tektronix  
 P-6042 or  
 Equivalent




$V_{CC} = 250$   
 $R_L = 16 \Omega$   
 $I_C = 15 \text{ A}$   
 $I_{B1} = 1.5 \text{ A}$   
 $I_{B2} = 3.0 \text{ A}$   
 For  $V_{BE(off)} = 5.0 \text{ V}$   $R_{B2} = 0 \Omega$

\*Note: Adjust  $-V$  to obtain desired  $V_{BE(off)}$  at Point A.


## 1.3

TABLE 2 — INDUCTIVE LOAD SWITCHING




## TYPICAL INDUCTIVE SWITCHING WAVEFORMS

$I_{C(pk)} = 15 \text{ A}$   
 $I_{B1} = 1.5 \text{ A}$   
 $V_{BE(off)} = 5.0 \text{ Volts}$   
 $V_{CE(pk)} = 400 \text{ Volts}$   
 $T_C = 25^\circ\text{C}$   
 Time Base = 100  
 ns/cm



$I_{C(pk)} = 15 \text{ A}$   
 $I_{B1} = 1.5 \text{ A}$   
 $V_{BE(off)} = 5.0 \text{ Volts}$   
 $V_{CE(pk)} = 400 \text{ Volts}$   
 $T_C = 25^\circ\text{C}$   
 Time Base = 10  
 ns/cm







# MOTOROLA

# MJ16018 MJH16018

# 1.3

## Designers Data Sheet

### 1.5 kV SWITCHMODE III SERIES NPN SILICON POWER TRANSISTORS

These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications.

#### Typical Applications: Features:

- Switching Regulators
- Inverters
- Solenoids
- Relay Drivers
- Motor Controls
- Deflection Circuits
- Collector-Emitter Voltage —  $V_{CEX} = 1500$  Vdc
- Fast Turn-Off Times  
280 ns Inductive Fall Time — 100°C (Typ)  
470 ns Inductive Crossover Time — 100°C (Typ)  
2.6  $\mu$ s Inductive Storage Time — 100°C (Typ)
- 100°C Performance Specified for:  
Reverse-Biased SOA with Inductive Load  
Switching Times with Inductive Loads  
Saturation Voltages  
Leakage Currents



#### MAXIMUM RATINGS

Rating	Symbol	MJ16018	MJH16018	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	800		Vdc
Collector-Emitter Voltage	$V_{CEX}$	1500		Vdc
Emitter-Base Voltage	$V_{EB}$	6.0		Vdc
Collector Current				Adc
— Continuous	$I_C$	10		
— Peak (1)	$I_{CM}$	15		
Base Current				Adc
— Continuous	$I_B$	8.0		
— Peak (1)	$I_{BM}$	12		
Total Device Dissipation	$P_D$			Watts
@ $T_C = 25^\circ\text{C}$		175	150	
@ $T_C = 100^\circ\text{C}$		100	50	
Derate above 25°C		1.0	1.0	W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to 200	-55 to 150	°C

#### THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	°C/W
Lead Temperature for Soldering Purposes, 1/8" from Case for 5 Seconds.	$T_L$	275	°C

(1) Pulse Test: Pulse Width  $\leq 5.0$   $\mu$ s, Duty Cycle  $\geq 10\%$ .

#### Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit Curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

### 10 AMPERE NPN SILICON POWER TRANSISTORS 800 VOLTS 150 AND 175 WATTS



MJ16018




STYLE 1  
PIN 1 BASE  
PIN 2 EMITTER  
PIN 3 COLLECTOR

- NOTES:  
1. DIMENSIONS Q AND V ARE DATUMS.  
2.  $\square$  IS SEATING PLANE AND DATUM.  
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q.  
FOR LEADS:  
4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1972.

DIM	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	0.30	7.62	0.250	0.300
D	0.37	2.00	0.018	0.04
E	1.40	1.78	0.055	0.070
F	30.15 BSC	1.187 BSC		
G	10.92 BSC	0.430 BSC		
H	5.45 BSC	0.215 BSC		
J	18.25 BSC	0.680 BSC		
K	11.18	12.19	0.440	0.480
L	3.81	4.19	0.151	0.165
M	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.151	0.165

CASE 1-05  
TO-204AA  
(TO-3 TYPE)



MJH16018



STYLE 1  
PIN 1 BASE  
PIN 2 COLLECTOR  
PIN 3 EMITTER

DIM	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.45	15.90	0.610	0.625
C	0.19	0.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.85	0.053	0.065
F	5.21	5.72	0.205	0.225
G	2.41	3.20	0.095	0.125
H	0.38	0.64	0.015	0.025
K	12.70	13.49	0.500	0.610
L	15.88	16.51	0.625	0.650
M	12.18	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.168

CASE 340-01  
TO-218AC



**MJ16018**  
**MJH16018**
**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage (Table 2) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CEO(sus)}$	800	—	—	Vdc
Collector Cutoff Current ( $V_{CEV} = 1500\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = 1500\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	—	—	0.25 1.5	mAdc
Collector Cutoff Current ( $V_{CE} = 1500\text{ Vdc}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	2.5	mAdc
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mAdc

**SECOND BREAKDOWN**

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 12			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13			

**ON CHARACTERISTICS (1)**

Collector-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 4.0\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	1.5 1.5 2.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— — —	— — —	1.5 1.5	Vdc
DC Current Gain ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	7.0	—	—	—

**DYNAMIC CHARACTERISTICS**

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	—	—	400	pF
--	----------	---	---	-----	----

**SWITCHING CHARACTERISTICS**
**Resistive Load (Table 1)**

Delay Time	$(I_C = 5.0\text{ Adc}, V_{CC} = 250\text{ Vdc}, I_{B1} = 1.0\text{ Adc}, PW = 30\ \mu\text{s}, \text{Duty Cycle} \leq 2.0\%)$	$(I_{B2} = 2.0\text{ Adc}, R_{B2} = 3.0\ \Omega)$	$t_d$	—	50	100	ns
Rise Time			$t_r$	—	300	400	
Storage Time			$t_s$	—	2000	3000	
Fall Time			$t_f$	—	900	1200	
Storage Time			$t_s$	—	1600	2400	
Fall Time			$t_f$	—	500	650	

**Inductive Load (Table 2)**

Storage Time	$(I_C = 5.0\text{ Adc}, I_{B1} = 1.0\text{ Adc}, V_{BE(off)} = 2.0\text{ Vdc}, V_{CE(pk)} = 400\text{ Vdc})$	$(T_J = 25^\circ\text{C})$	$t_{sv}$	—	2000	3000	ns
Fall Time			$t_{fi}$	—	200	400	
Crossover Time			$t_c$	—	350	500	
Storage Time		$(T_J = 100^\circ\text{C})$	$t_{sv}$	—	2600	3600	
Fall Time			$t_{fi}$	—	280	460	
Crossover Time			$t_c$	—	470	620	

 (1) Pulse Test:  $PW = 300\ \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

## TYPICAL STATIC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE



## TYPICAL INDUCTIVE SWITCHING CHARACTERISTICS

FIGURE 7 — STORAGE TIME




FIGURE 8 — COLLECTOR CURRENT FALL TIME




FIGURE 9 — CROSSOVER TIME




FIGURE 10 — INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 11 — POWER DERATING



$$\beta^* = \frac{I_C}{I_B}$$

## GUARANTEED SAFE OPERATING AREA LIMITS

FIGURE 12 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA





FIGURE 13 — MAXIMUM REVERSE BIAS SAFE OPERATING AREA



## SAFE OPERATING AREA INFORMATION

## FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ — $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(\text{pk})$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 11.

$T_J(\text{pk})$  may be calculated from the data in Figure 14. At high case temperatures, thermal limitations will re-

duce the power that can be handled to values less than the limitations imposed by second breakdown.

## REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the RBSOA characteristics.

FIGURE 14 — THERMAL RESPONSE




Figure 1 shows a two-stage transistor amplifier circuit. The input stage is a PNP common-emitter amplifier using a 2N6191 transistor. The collector is connected to +Vdc = 11 Vdc through a 100 ohm resistor. The base is biased with a 20 ohm resistor and a 0.02 uF capacitor. The emitter is connected to a 10 uF capacitor and a 500 ohm resistor. The output stage is an NPN common-emitter amplifier using a 2N5337 transistor. The collector is connected to -V through a 100 ohm resistor. The base is biased with a 10 uF capacitor and a 1 ohm resistor. The emitter is connected to a 0.02 uF capacitor and a 500 ohm resistor. The output is taken from the collector of the 2N5337 transistor. A graph shows the input signal (0V to 35V) and the output signal (0V to 5V).

Component values and conditions:

- $V_{CC} = 250$
- $R_L = 50 \Omega$
- $I_C = 5.0 \text{ A dc}$
- $I_{B1} = 1.0 \text{ A dc}$
- $I_{B2} = 2.0 \text{ A dc}$
- $R_{B1} = 10 \Omega$
- $R_{B2} = 3.0 \Omega$
- For  $V_{BE(off)} = 2.0 \text{ V}$ ,  $R_{B2} = 0 \Omega$

\* Note: Adjust -V to obtain desired  $V_{BE(off)}$  at Point A

[illegible]



# MOTOROLA

# MJE105

# 1.3

## MEDIUM-POWER PNP SILICON TRANSISTOR

... for use as an output device in complementary audio amplifiers up to 20-Watts music power per channel.

- High DC Current Gain —  $h_{FE} = 25-100 @ I_C = 2.0 \text{ A}$
- Thermopad High-Efficiency Compact Package
- Complementary to NPN MJE205

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}$	50	Vdc
Collector-Base Voltage	$V_{CB}$	50	Vdc
Emitter-Base Voltage	$V_{EB}$	4.0	Vdc
Collector Current	$I_C$	5.0	Adc
Base Current	$I_B$	2.5	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D(1)$	65 0.522	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	1.92	$^\circ\text{C}/\text{W}$

(1) Safe Area Curves are indicated by Figure 1. Both limits are applicable and must be observed.

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

## OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage (2) ( $I_C = 100 \text{ mAdc}, I_B = 0$ )	$BV_{CEO}$	50	—	Vdc
Collector Cutoff Current ( $V_{CB} = 50 \text{ Vdc}, I_E = 0$ ) ( $V_{CB} = 50 \text{ Vdc}, I_E = 0, T_C = 150^\circ\text{C}$ )	$I_{CBO}$	—	0.1 2.0	mAdc
Emitter Cutoff Current ( $V_{BE} = 4.0 \text{ Vdc}, I_C = 0$ )	$I_{EBO}$	—	1.0	mAdc

## ON CHARACTERISTICS



DC Current Gain ( $I_C = 2.0 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$ )	$h_{FE}$	25	100	—
Base-Emitter Voltage ( $I_C = 2.0 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$ )	$V_{BE}$	—	1.2	Vdc

(2) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

## 5 AMPERE

## POWER TRANSISTOR PNP SILICON

50 VOLTS  
65 WATTS




DIM	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22	85C	0.166	85C
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	90	TYP	90	TYP
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255
V	2.03	—	0.080	—

CASE 90-05  
TO-127



FIGURE 1 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor, average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$  -  $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on  $T_J(pk) = 150^\circ C$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) \leq 150^\circ C$ . At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 2 – "ON" VOLTAGES




FIGURE 3 – DC CURRENT GAIN





FIGURE 4 – POWER DERATING




**MOTOROLA**

# MJE170 thru MJE172 PNP

# MJE180 thru MJE182 NPN

**1.3**

## COMPLEMENTARY PLASTIC SILICON POWER TRANSISTORS

... designed for low power audio amplifier and low current, high speed switching applications.

- Collector-Emitter Sustaining Voltage –  
 $V_{CE(sus)} = 40 \text{ Vdc} - \text{MJE170, MJE180}$   
 $= 60 \text{ Vdc} - \text{MJE171, MJE181}$   
 $= 80 \text{ Vdc} - \text{MJE172, MJE182}$
- DC Current Gain –  
 $h_{FE} = 30 \text{ (Min)} @ I_C = 0.5 \text{ Adc}$   
 $= 12 \text{ (Min)} @ I_C = 1.5 \text{ Adc}$
- Current-Gain – Bandwidth Product –  
 $f_T = 50 \text{ MHz (Min)} @ I_C = 100 \text{ mAdc}$
- Annular Construction for Low Leakages –  
 $I_{CBO} = 100 \text{ nA (Max)} @ \text{Rated } V_{CB}$


## MAXIMUM RATINGS

Rating	Symbol	MJE170 MJE180	MJE171 MJE181	MJE172 MJE182	Unit
Collector-Base Voltage	$V_{CB}$	60	80	100	Vdc
Collector-Emitter Voltage	$V_{CEO}$	40	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	7.0			Vdc
Collector Current – Continuous	$I_C$	3.0			Adc
Peak		6.0			
Base Current	$I_B$	1.0			Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.5			Watts
Derate above $25^\circ\text{C}$		0.012			W/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	12.5			Watts
Derate above $25^\circ\text{C}$		0.1			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_{J, Tstg}$	-65 to +150			$^\circ\text{C}$



## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	10	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$\theta_{JA}$	83.4	$^\circ\text{C/W}$

FIGURE 1 – POWER DERATING



3 AMPERE  
POWER TRANSISTORS  
COMPLEMENTARY SILICON  
40-60-80 VOLTS  
12.5 WATTS



STYLE 1  
PIN 1. EMITTER  
2. COLLECTOR  
3. BASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	30 TYP			
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-04  
TO-126

# MJE170, MJE171, MJE172, PNP MJE180, MJE181, MJE182 NPN

## 1.3

### ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage ( $I_C = 10\text{ mAdc}$ , $I_B = 0$ )	$V_{CE(sus)}$	40 60 80	— — —	Vdc
Collector Cutoff Current ( $V_{CB} = 60\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 80\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 100\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 60\text{ Vdc}$ , $I_E = 0$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CB} = 80\text{ Vdc}$ , $I_E = 0$ , $T_C = 150^\circ\text{C}$ ) ( $V_{CB} = 100\text{ Vdc}$ , $I_E = 0$ , $T_C = 150^\circ\text{C}$ )	$I_{CBO}$	— — — — — —	0.1 0.1 0.1 0.1 0.1 0.1	$\mu\text{Adc}$      mAdc
Emitter Cutoff Current ( $V_{BE} = 7.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	0.1	$\mu\text{Adc}$
<b>ON CHARACTERISTICS</b>				
DC Current Gain ( $I_C = 100\text{ mAdc}$ , $V_{CE} = 1.0\text{ Vdc}$ ) ( $I_C = 500\text{ mAdc}$ , $V_{CE} = 1.0\text{ Vdc}$ ) ( $I_C = 1.5\text{ Adc}$ , $V_{CE} = 1.0\text{ Vdc}$ )	$h_{FE}$	50 30 12	250 — —	—
Collector-Emitter Saturation Voltage ( $I_C = 500\text{ mAdc}$ , $I_B = 50\text{ mAdc}$ ) ( $I_C = 1.5\text{ Adc}$ , $I_B = 150\text{ mAdc}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 600\text{ mAdc}$ )	$V_{CE(sat)}$	— — —	0.3 0.9 1.7	Vdc
Base-Emitter Saturation Voltage ( $I_C = 1.5\text{ Adc}$ , $I_B = 150\text{ mAdc}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 600\text{ mAdc}$ )	$V_{BE(sat)}$	— —	1.5 2.0	Vdc
Base-Emitter On Voltage ( $I_C = 500\text{ mAdc}$ , $V_{CE} = 1.0\text{ Vdc}$ )	$V_{BE(on)}$	—	1.2	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain – Bandwidth Product (1) ( $I_C = 100\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ , $f_{test} = 10\text{ MHz}$ )	$f_T$	50	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 0.1\text{ MHz}$ )	$C_{ob}$	— —	60 40	pF

(1)  $f_T = |h_{fe}| \cdot f_{test}$

FIGURE 2 – SWITCHING TIME TEST CIRCUIT




FIGURE 3 – TURN-ON TIME






FIGURE 4 – THERMAL RESPONSE




ACTIVE-REGION SAFE OPERATING AREA

FIGURE 5 – MJE170, MJE171, MJE172



There are two limitations on the power handling ability of a transistor – average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figures 5 and 6 is based on  $T_J(pk) = 150^\circ\text{C}$ ;  $T_C$  is

FIGURE 6 – MJE180, MJE181, MJE182



variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) < 150^\circ\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperature, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 7 – TURN-OFF TIME





FIGURE 8 – CAPACITANCE



# MJE170, MJE171, MJE172, PNP MJE180, MJE181, MJE182 NPN

1.3

PNP  
MJE170, MJE171, MJE172

NPN  
MJE180, MJE181, MJE182

FIGURE 9 - DC CURRENT GAIN





FIGURE 10 - "ON" VOLTAGES







FIGURE 11 - TEMPERATURE COEFFICIENTS







# MOTOROLA

## MJE 200 NPN

## MJE 210 PNP

# 1.3

### COMPLEMENTARY SILICON POWER PLASTIC TRANSISTORS

... designed for low voltage, low-power, high-gain audio amplifier applications.

- Collector-Emitter Sustaining Voltage –  
 $V_{CE(sus)} = 25 \text{ Vdc (Min) @ } I_C = 10 \text{ mAdc}$
- High DC Current Gain –  $h_{FE} = 70 \text{ (Min) @ } I_C = 500 \text{ mAdc}$   
 $= 45 \text{ (Min) @ } I_C = 2.0 \text{ Adc}$   
 $= 10 \text{ (Min) @ } I_C = 5.0 \text{ Adc}$
- Low Collector-Emitter Saturation Voltage –  
 $V_{CE(sat)} = 0.3 \text{ Vdc (Max) @ } I_C = 500 \text{ mAdc}$   
 $= 0.75 \text{ Vdc (Max) @ } I_C = 2.0 \text{ Adc}$
- High Current-Gain – Bandwidth Product –  
 $f_T = 65 \text{ MHz (Min) @ } I_C = 100 \text{ mAdc}$
- Annular Construction for Low Leakage –  $I_{CBO} = 100 \text{ nAdc @ Rated } V_{CB}$


### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Base Voltage	$V_{CB}$	40	Vdc
Collector-Emitter Voltage	$V_{CE}$	25	Vdc
Emitter-Base Voltage	$V_{EB}$	8.0	Vdc
Collector Current – Continuous Peak	$I_C$	5.0 10	Adc
Base Current	$I_B$	1.0	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	15 0.12	Watts W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	1.5 0.012	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150	$^\circ\text{C}$

### THERMAL CHARACTERISTICS



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	83.4	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$\theta_{JA}$	83.4	$^\circ\text{C/W}$

FIGURE 1 – POWER DERATING



### 5 AMPERE POWER TRANSISTORS COMPLEMENTARY SILICON

25 VOLTS  
15 WATTS



STYLE 1  
PIN 1. EMITTER  
2. COLLECTOR  
3. BASE

DIM	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3 $\phi$ TYP		3 $\phi$ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.69	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-04  
TO-126



# MJE200, NPN MJE210 PNP

# 1.3

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 10 \text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	25	—	Vdc
Collector Cutoff Current ( $V_{CB} = 40 \text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 40 \text{ Vdc}$ , $I_E = 0$ , $T_J = 125^\circ\text{C}$ )	$I_{CBO}$	—	100 100	nAdc $\mu\text{Adc}$
Emitter Cutoff Current ( $V_{BE} = 8.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	100	nAdc

## ON CHARACTERISTICS

DC Current Gain (1) ( $I_C = 500 \text{ mA}$ , $V_{CE} = 1.0 \text{ Vdc}$ ) ( $I_C = 2.0 \text{ A}$ , $V_{CE} = 1.0 \text{ Vdc}$ ) ( $I_C = 5.0 \text{ A}$ , $V_{CE} = 2.0 \text{ Vdc}$ )	$h_{FE}$	70 45 10	— 180 —	—
Collector-Emitter Saturation Voltage (1) ( $I_C = 500 \text{ mA}$ , $I_B = 50 \text{ mA}$ ) ( $I_C = 2.0 \text{ A}$ , $I_B = 200 \text{ mA}$ ) ( $I_C = 5.0 \text{ A}$ , $I_B = 1.0 \text{ A}$ )	$V_{CE(sat)}$	— — —	0.3 0.75 1.8	Vdc
Base-Emitter Saturation Voltage (1) ( $I_C = 5.0 \text{ A}$ , $I_B = 1.0 \text{ A}$ )	$V_{BE(sat)}$	—	2.5	Vdc
Base-Emitter On Voltage (1) ( $I_C = 2.0 \text{ A}$ , $V_{CE} = 1.0 \text{ Vdc}$ )	$V_{BE(on)}$	—	1.6	Vdc

## DYNAMIC CHARACTERISTICS

Current-Gain — Bandwidth Product (2) ( $I_C = 100 \text{ mA}$ , $V_{CE} = 10 \text{ Vdc}$ , $f_{test} = 10 \text{ MHz}$ )	$f_T$	65	—	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 0.1 \text{ MHz}$ ) MJE200 MJE210	$C_{ob}$	— —	80 120	pF

(1) Pulse test: Pulse Width =  $300 \mu\text{s}$ , Duty Cycle  $\approx 2.0\%$ .

(2)  $f_T = |h_{fe}| \cdot f_{test}$

FIGURE 2 — SWITCHING TIME TEST CIRCUIT




FIGURE 3 — TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_J(pk) = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) \leq 150^\circ\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE



NPN  
MJE200




FIGURE 8 - DC CURRENT GAIN

PNP  
MJE210




FIGURE 9 - "ON" VOLTAGE







FIGURE 10 - TEMPERATURE COEFFICIENTS




**MOTOROLA**
**MJE205**
**1.3**


# MEDIUM-POWER NPN SILICON TRANSISTOR

... for use as an output device in complementary audio amplifiers up to 20-Watts music power per channel.

- High DC Current Gain —  $h_{FE} = 25-100 @ I_C = 2.0 \text{ A}$
- Thermopad High-Efficiency Compact Package
- Complementary to PNP MJE 105

## 5 AMPERE POWER TRANSISTOR NPN SILICON

50 VOLTS  
65 WATTS



### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}$	50	Vdc
Collector-Base Voltage	$V_{CB}$	50	Vdc
Emitter-Base Voltage	$V_{EB}$	4.0	Vdc
Collector Current	$I_C$	5.0	Adc
Base Current	$I_B$	2.5	Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$ †	65 0.522	Watts W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150	°C

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	1.92	°C/W

†Safe Area Curves are indicated by Figure 1. Both limits are applicable and must be observed.

### ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------


#### OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage† ( $I_C = 100 \text{ mA}$ , $I_B = 0$ )	$BV_{CEO}$ †	50	—	Vdc
Collector Cutoff Current ( $V_{CB} = 50 \text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 50 \text{ Vdc}$ , $I_E = 0$ , $T_C = 150^\circ\text{C}$ )	$I_{CBO}$	—	0.1 2.0	mA
Emitter Cutoff Current ( $V_{BE} = 4.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mA

#### ON CHARACTERISTICS

DC Current Gain ( $I_C = 2.0 \text{ A}$ , $V_{CE} = 2.0 \text{ Vdc}$ )	$h_{FE}$	25	100	—
Base-Emitter Voltage ( $I_C = 2.0 \text{ A}$ , $V_{CE} = 2.0 \text{ Vdc}$ )	$V_{BE}$	—	1.2	Vdc


†Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22 BSC	—	0.166 BSC	—
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	—	9° TYP	—	9° TYP
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255
V	2.03	—	0.080	—

CASE 90-05  
TO-127

FIGURE 1 — ACTIVE REGION SAFE OPERATING AREA



## Note 1:

There are two limitations on the power handling ability of a transistor; average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 150^\circ\text{C}$ . At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 2 — "ON" VOLTAGES




FIGURE 3 — DC CURRENT GAIN





FIGURE 4 — POWER DERATING





# MOTOROLA

## NPN MJE240 thru MJE244 PNP MJE250 thru MJE254

# 1.3

### COMPLEMENTARY SILICON POWER PLASTIC TRANSISTORS

... designed for low power audio amplifier and low-current, high-speed switching applications.

- High Collector-Emitter Sustaining Voltage —  
 $V_{CE(sus)} = 80 \text{ Vdc (Min)} - \text{MJE240/2, MJE250/2}$   
 $= 100 \text{ Vdc (Min)} - \text{MJE243/4, MJE253/4}$
- High DC Current Gain @  $I_C = 200 \text{ mAdc}$   
 $h_{FE} = 40-200 - \text{MJE240, MJE250}$   
 $= 40-120 - \text{MJE241, 243, MJE251, 253}$   
 $= 25 \text{ (Min)} - \text{MJE242, 44, MJE252, 54}$
- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 0.3 \text{ Vdc (Max)} @ I_C = 500 \text{ mAdc}$
- High Current Gain Bandwidth Product —  
 $f_T = 40 \text{ MHz (Min)} @ I_C = 100 \text{ mAdc}$
- Annular Construction for Low Leakages  
 $I_{CBO} = 100 \text{ nAdc (Max)} @ \text{Rated } V_{CB}$


### MAXIMUM RATINGS

Rating	Symbol	MJE240 MJE241 MJE242 MJE250 MJE251 MJE252	MJE243 MJE244 MJE253 MJE254	Unit
Collector-Emitter Voltage	$V_{CEQ}$	80	100	Vdc
Collector-Base Voltage	$V_{CB}$	80	100	Vdc
Emitter-Base Voltage	$V_{EB}$	7.0		Vdc
Collector Current — Continuous	$I_C$	4.0		Adc
Peak		8.0		
Base Current	$I_B$	1.0		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	15		Watts
Derate above $25^\circ\text{C}$		0.12		W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.5		Watts
Derate above $25^\circ\text{C}$		0.012		W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150		$^\circ\text{C}$

### THERMAL CHARACTERISTICS



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	8.34	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$\theta_{JA}$	83.4	$^\circ\text{C/W}$

FIGURE 1 — POWER DERATING



### 4 AMPERE POWER TRANSISTORS COMPLEMENTARY SILICON

80, 100 VOLTS  
15 WATTS



STYLE 1  
PIN 1, EMITTER  
2, COLLECTOR  
3, BASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.60	11.65	0.425	0.465
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
E	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	35 TYP		36 TYP	
N	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02		0.040	

CASE 77-04  
TO-126



# MJE240 thru MJE244, NPN, MJE250 thru MJE254, PNP

1.3

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage ( $I_C = 10\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	80	—	Vdc
		100	—	
Collector Cutoff Current ( $V_{CB} = 80\text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	—	0.1	$\mu\text{Adc}$
( $V_{CB} = 100\text{ Vdc}$ , $I_E = 0$ )		—	0.1	
( $V_{CE} = 80\text{ Vdc}$ , $I_E = 0$ , $T_C = 125^\circ\text{C}$ )		—	0.1	mAdc
( $V_{CE} = 100\text{ Vdc}$ , $I_E = 0$ , $T_C = 125^\circ\text{C}$ )		—	0.1	
Emitter Cutoff Current ( $V_{BE} = 7.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	0.1	$\mu\text{Adc}$

## ON CHARACTERISTICS

DC Current Gain ( $I_C = 200\text{ mA}$ , $V_{CE} = 1.0\text{ Vdc}$ )	$h_{FE}$	40	200	—
		40	120	
		40	180	
( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 1.0\text{ Vdc}$ )		25	—	
( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 1.0\text{ Vdc}$ )		20	—	
( $I_C = 2.0\text{ Adc}$ , $V_{CE} = 1.0\text{ Vdc}$ )		15	—	
( $I_C = 2.0\text{ Adc}$ , $V_{CE} = 1.0\text{ Vdc}$ )		10	—	
		15	—	
Collector-Emitter Saturation Voltage ( $I_C = 500\text{ mA}$ , $I_B = 50\text{ mA}$ )	$V_{CE(sat)}$	—	0.3	Vdc
( $I_C = 1.0\text{ Adc}$ , $I_B = 100\text{ mA}$ )		—	0.6	
( $I_C = 2.0\text{ Adc}$ , $I_B = 200\text{ mA}$ )		—	0.8	
Base-Emitter Saturation Voltage ( $I_C = 2.0\text{ Adc}$ , $I_B = 200\text{ mA}$ )	$V_{BE(sat)}$	—	1.8	Vdc
Base-Emitter On Voltage ( $I_C = 500\text{ mA}$ , $V_{CE} = 1.0\text{ Vdc}$ )	$V_{BE(on)}$	—	1.5	Vdc

## DYNAMIC CHARACTERISTICS

Current-Gain — Bandwidth Product ( $I_C = 100\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ , $f_{test} = 10\text{ MHz}$ )	$f_T$	40	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 0.1\text{ MHz}$ )	$C_{ob}$	—	50	pF
		—	70	

FIGURE 2 — SWITCHING TIME TEST CIRCUIT





FIGURE 3 — TURN-ON TIME



MJE240 thru MJE244, NPN,  
MJE250 thru MJE254, PNP

1.3

FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_J(pk) = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) \leq 150^\circ\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - TURN-OFF TIME





FIGURE 7 - CAPACITANCE



MJE240 thru MJE244, NPN,  
MJE250 thru MJE254, PNP

NPN  
MJE240 thru MJE244

PNP  
MJE250 thru MJE254

1.3

FIGURE 8 - DC CURRENT GAIN





FIGURE 9 - "ON" VOLTAGES







FIGURE 10 - TEMPERATURE COEFFICIENTS




**MOTOROLA**
**MJE340**
**1.3**


# **PLASTIC MEDIUM POWER NPN SILICON TRANSISTOR**

... useful for high-voltage general purpose applications.

- Suitable for Transformerless, Line-Operated Equipment
- Thermopad Construction Provides High Power Dissipation Rating for High Reliability

**0.5 AMPERE  
POWER TRANSISTOR  
NPN SILICON**

**300 VOLTS  
20 WATTS**



## **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}$	300	Vdc
Emitter-Base Voltage	$V_{EB}$	3.0	Vdc
Collector Current - Continuous	$I_C$	500	mA dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ . Derate above $25^\circ\text{C}$	$P_D$	20 0.16	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150	$^\circ\text{C}$

## **THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	6.25	$^\circ\text{C}/\text{W}$

## **ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)**


Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

### **OFF CHARACTERISTICS**

Collector-Emitter Sustaining Voltage ( $I_C = 1.0 \text{ mA dc}, I_E = 0$ )	$V_{CEO(sus)}$	300		Vdc
Collector Cutoff Current ( $V_{CE} = 300 \text{ Vdc}, I_E = 0$ )	$I_{CBO}$	—	100	$\mu\text{A dc}$
Emitter Cutoff Current ( $V_{EB} = 3.0 \text{ Vdc}, I_C = 0$ )	$I_{EBO}$	—	100	$\mu\text{A dc}$

### **ON CHARACTERISTICS**

DC Current Gain ( $I_C = 50 \text{ mA dc}, V_{CE} = 10 \text{ Vdc}$ )	$h_{FE}$	30	240	—
--	----------	----	-----	---



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.025
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3.76	4.01	0.148	0.158
N	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77 04  
TO-126

FIGURE 1 — POWER TEMPERATURE DERATING






FIGURE 2 — "ON" VOLTAGES



## ACTIVE-REGION SAFE OPERATING AREA


FIGURE 3 — MJE340



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 150^\circ\text{C}$ . At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 4 — DC CURRENT GAIN





# MOTOROLA

## MJE341

## MJE344

# 1.3

### PLASTIC NPN SILICON MEDIUM-POWER TRANSISTORS

... useful for medium voltage applications requiring high  $f_T$  such as converters and extended range amplifiers.

#### MAXIMUM RATINGS



Rating	Symbol	MJE341	MJE344	Unit
Collector-Emitter Voltage	$V_{CE0}$	150	200	Vdc
Collector-Base Voltage	$V_{CB}$	175	200	Vdc
Emitter-Base Voltage	$V_{EB}$	3.0	5.0	Vdc
Collector Current - Continuous	$I_C$	500		mAdc
Base Current	$I_B$	250		mAdc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	20 0.16		Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_{J, \text{stg}}$	-65 to +150		$^\circ\text{C}$

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	6.25	$^\circ\text{C/W}$

### 0.5 AMPERE POWER TRANSISTORS NPN SILICON

150-200 VOLTS  
20 WATTS




STYLE 1  
PIN 1. EMITTER  
2. COLLECTOR  
3. BASE

DIM	MILLIMETERS			INCHES		
	MIN	MAX		MIN	MAX	
A	10.80	11.05		0.425	0.435	
B	7.49	7.75		0.295	0.305	
C	2.41	2.67		0.095	0.105	
D	0.51	0.66		0.020	0.026	
F	2.92	3.18		0.115	0.125	
G	2.31	2.46		0.091	0.097	
H	1.27	2.41		0.050	0.095	
J	0.38	0.64		0.015	0.025	
K	15.11	16.64		0.595	0.655	
M	3 $\phi$ TYP			3 $\phi$ TYP		
Q	3.76	4.01		0.148	0.158	
R	1.14	1.40		0.045	0.055	
S	0.64	0.89		0.025	0.035	
U	3.68	3.94		0.145	0.155	
V	1.02	—		0.040	—	

CASE 77-04  
TO-126

FIGURE 1 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 150^\circ\text{C}$ . At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

## OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage ( $I_C = 1.0\text{ mAdc}$ , $I_B = 0$ )	MJE341 MJE344	$V_{CE(sus)}$	150 200	— —	Vdc
Collector Cutoff Current ( $V_{CE} = 150\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 200\text{ Vdc}$ , $I_B = 0$ )	MJE341 MJE344	$I_{CEO}$	— —	1.0 1.0	mAdc
Collector Cutoff Current ( $V_{CB} = 175\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 200\text{ Vdc}$ , $I_E = 0$ )	MJE341 MJE344	$I_{CBO}$	— —	0.3 0.1	mAdc
Emitter Cutoff Current ( $V_{EB} = 3.0\text{ Vdc}$ , $I_C = 0$ ) ( $V_{EB} = 5.0\text{ Vdc}$ , $I_C = 0$ )	MJE341 MJE344	$I_{EBO}$	— —	0.1 0.1	mAdc

## ON CHARACTERISTICS

DC Current Gain ( $I_C = 10\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ ) ( $I_C = 50\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ ) ( $I_C = 150\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ )	MJE341 MJE341 MJE344 MJE341	$h_{FE}$	20 25 30 20	— 200 300 —	—
Collector-Emitter Saturation Voltage ( $I_C = 50\text{ mAdc}$ , $I_B = 5.0\text{ mAdc}$ ) ( $I_C = 150\text{ mAdc}$ , $I_B = 15\text{ mAdc}$ )	MJE344 MJE341	$V_{CE(sat)}$	— —	1.0 2.3	Vdc
Base-Emitter On Voltage ( $I_C = 50\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ )		$V_{BE(on)}$	—	1.0	Vdc

## DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ( $I_C = 50\text{ mAdc}$ , $V_{CE} = 25\text{ Vdc}$ , $f = 10\text{ MHz}$ )	$f_T$	15	—	MHz
Output Capacitance ( $V_{CB} = 20\text{ Vdc}$ , $I_E = 0$ , $f = 100\text{ kHz}$ )	$C_{ob}$	—	15	pF
Small-Signal Current Gain ( $I_C = 50\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1.0\text{ kHz}$ )	$h_{fe}$	25	—	—

FIGURE 2 — DC CURRENT GAIN






FIGURE 3 — "ON" VOLTAGES



**MOTOROLA****MJE350****1.3****PLASTIC MEDIUM POWER PNP  
SILICON TRANSISTOR**

... designed for use in line-operated applications such as low power, line-operated series pass and switching regulators requiring PNP capability.

- High Collector-Emitter Sustaining Voltage —  
 $V_{CE(sus)} = 300 \text{ Vdc @ } I_C = 1.0 \text{ mAdc}$
- Excellent DC Current Gain —  
 $h_{FE} = 30\text{-}240 @ I_C = 50 \text{ mAdc}$
- Plastic Thermopad Package

**0.5 AMPERE****POWER TRANSISTOR  
PNP SILICON****300 VOLTS  
20 WATTS****MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}$	300	Vdc
Emitter-Base Voltage	$V_{EB}$	3.0	Vdc
Collector Current - Continuous	$I_C$	500	mAdc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	20 0.16	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150	$^\circ\text{C}$

**THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	6.25	$^\circ\text{C/W}$

**ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)**


Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

**OFF CHARACTERISTICS**

Collector-Emitter Sustaining Voltage ( $I_C = 1.0 \text{ mAdc}, I_B = 0$ )	$V_{CE(sus)}$	300	—	Vdc
Collector Cutoff Current ( $V_{CB} = 300 \text{ Vdc}, I_E = 0$ )	$I_{CBO}$	—	100	$\mu\text{Adc}$
Emitter Cutoff Current ( $V_{EB} = 3.0 \text{ Vdc}, I_C = 0$ )	$I_{EBO}$	—	100	$\mu\text{Adc}$





**ON CHARACTERISTICS**

DC Current Gain ( $I_C = 50 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$ )	$h_{FE}$	30	240	—
---	----------	----	-----	---




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3 $^\circ$ TYP		3 $^\circ$ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-04  
TO-126



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 150^\circ\text{C}$ . At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.




**MOTOROLA**
**MJE370**
**1.3**


# **PLASTIC MEDIUM-POWER PNP SILICON TRANSISTOR**

... designed for use in general-purpose amplifiers and switching circuits. Recommended for use in 5 to 10 Watt audio amplifiers utilizing complementary symmetry circuitry.

- DC Current Gain —  $h_{FE} = 25$  (Min) @  $I_C = 1.0$  Adc
- Complementary to NPN MJE520

## **3 AMPERE POWER TRANSISTOR PNP SILICON**

**30 VOLTS  
25 WATTS**



### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}$	30	Vdc
Collector-Base Voltage	$V_{CB}$	30	Vdc
Emitter-Base Voltage	$V_{EB}$	4.0	Vdc
Collector Current — Continuous	$I_C$	3.0	Adc
— Peak		7.0	
Base Current — Continuous	$I_B$	2.0	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	25	Watts
Derate above $25^\circ\text{C}$		0.2	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150	$^\circ\text{C}$

### **THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	5.0	$^\circ\text{C}/\text{W}$

### **ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)**


Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

#### **OFF CHARACTERISTICS**

Collector-Emitter Sustaining Voltage (1) ( $I_C = 100$ mA, $I_B = 0$ )	$V_{CEO(sus)}$	30	—	Vdc
Collector-Base Cutoff Current ( $V_{CB} = 30$ Vdc, $I_E = 0$ )	$I_{CBO}$	—	100	$\mu\text{Adc}$
Emitter-Base Cutoff Current ( $V_{EB} = 4.0$ Vdc, $I_C = 0$ )	$I_{EBO}$	—	100	$\mu\text{Adc}$

#### **ON CHARACTERISTICS**

DC Current Gain ( $I_C = 1.0$ Adc, $V_{CE} = 1.0$ Vdc)	$h_{FE}$	25	—	—
---	----------	----	---	---




**STYLE 1**  
PIN 1. EMITTER  
2. COLLECTOR  
3. BASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
E	2.92	3.18	0.115	0.125
F	2.31	2.46	0.091	0.097
G	1.27	2.41	0.050	0.095
H	0.38	0.64	0.015	0.025
J	15.11	16.64	0.595	0.655
K	—	30 TYP	—	30 TYP
L	3.76	4.01	0.148	0.158
M	1.14	1.40	0.045	0.055
N	0.64	0.89	0.025	0.035
O	3.68	3.94	0.145	0.155
P	1.02	—	0.040	—

CASE 77-04  
TO-126

(1) Pulse Test: Pulse Width  $\leq 300$   $\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

FIGURE 1 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 150^\circ\text{C}$ . At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 2 — DC CURRENT GAIN




FIGURE 3 — "ON" VOLTAGE





FIGURE 4 — THERMAL RESPONSE




**MOTOROLA**
**MJE371**
**1.3**

# **PLASTIC MEDIUM-POWER PNP SILICON TRANSISTORS**

... designed for use in general-purpose amplifier and switching circuits. Recommended for use in 5 to 20 Watt audio amplifiers utilizing complementary symmetry circuitry.

- DC Current Gain —  $h_{FE} = 40$  (Min) @  $I_C = 1.0$  Adc
- MJE371 is Complementary to NPN MJE521

## **4 AMPERE POWER TRANSISTORS PNP SILICON**

**40 VOLTS  
40 WATTS**



### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}$	40	Vdc
Collector-Base Voltage	$V_{CB}$	40	Vdc
Emitter-Base Voltage	$V_{EB}$	4.0	Vdc
Collector Current — Continuous	$I_C$	4.0	A
— Peak		8.0	A
Base Current — Continuous	$I_B$	2.0	A
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	40 320	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150	$^\circ\text{C}$

### **THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	3.12	$^\circ\text{C}/\text{W}$


### **ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)**

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 100$ mAdc, $I_B = 0$ )	$V_{CEO(sus)}$	40	—	Vdc
Collector-Base Cutoff Current ( $V_{CB} = 40$ Vdc, $I_E = 0$ )	$I_{CBO}$	—	100	$\mu\text{Adc}$
Emitter-Base Cutoff Current ( $V_{EB} = 4.0$ Vdc, $I_C = 0$ )	$I_{EBO}$	—	100	$\mu\text{Adc}$

### **ON CHARACTERISTICS**

DC Current Gain (1) ( $I_C = 1.0$ Adc, $V_{CE} = 1.0$ Vdc)	$h_{FE}$	40	—	—
---	----------	----	---	---

(1) Pulse Test: Pulse Width  $\leq 300$   $\mu\text{s}$  Duty Cycle  $\leq 2.0\%$ .




STYLE 1  
PIN 1. EMITTER  
2. COLLECTOR  
3. BASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	15.64	0.595	0.615
M	3 $\phi$ TYP		2 $\phi$ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-04  
TO-126



FIGURE 1 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 150^\circ\text{C}$ . At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 2 — DC CURRENT GAIN




FIGURE 3 — "ON" VOLTAGE





FIGURE 4 — THERMAL RESPONSE




**MOTOROLA**
**MJE520**
**1.3**

# **PLASTIC MEDIUM-POWER NPN SILICON TRANSISTOR**

... designed for use in general-purpose amplifier and switching circuits. Recommended for use in 5 to 10 Watt audio amplifiers utilizing complementary symmetry circuitry.

- DC Current Gain —  $h_{FE} = 25$  (Min) @  $I_C = 1.0$  Adc
- Complementary to PNP MJE370

## **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}$	30	Vdc
Collector-Base Voltage	$V_{CB}$	30	Vdc
Emitter-Base Voltage	$V_{EB}$	4.0	Vdc
Collector Current — Continuous	$I_C$	3.0	Adc
— Peak		7.0	
Base Current — Continuous	$I_B$	2.0	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	25 0.2	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150	$^\circ\text{C}$

## **THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	5.0	$^\circ\text{C/W}$

## **ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)**

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

### **OFF CHARACTERISTICS**

Collector-Emitter Sustaining Voltage (1) ( $I_C = 100$ mAdc, $I_B = 0$ )	$V_{CEO(sus)}$	30	—	Vdc
Collector-Base Cutoff Current ( $V_{CB} = 30$ Vdc, $I_E = 0$ )	$I_{CBO}$	—	100	$\mu\text{Adc}$
Emitter-Base Cutoff Current ( $V_{EB} = 4.0$ Vdc, $I_C = 0$ )	$I_{EBO}$	—	100	$\mu\text{Adc}$



### **ON CHARACTERISTICS**

DC Current Gain (1) ( $I_C = 1.0$ Adc, $V_{CE} = 1.0$ Vdc)	$h_{FE}$	25	—	—
---	----------	----	---	---

(1) Pulse Test: Pulse Width  $\leq 300$   $\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$

## **3 AMPERE POWER TRANSISTOR NPN SILICON**

**30 VOLTS  
25 WATTS**




STYLE 1  
PIN 1. EMITTER  
2. COLLECTOR  
3. BASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	35 TYP		35 TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-04  
TO-126

1.3

FIGURE 1 ACTIVE-REGION SAFE OPERATING AREA



The data of Figure 1 based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $(T_{J(pk)} \leq 150^\circ\text{C})$ . At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

FIGURE 2 - DC CURRENT GAIN




FIGURE 3 - "ON" VOLTAGE





FIGURE 4 - THERMAL RESPONSE





# MOTOROLA

## PNP MJE700, T thru MJE703, T

## NPN MJE800, T thru MJE803, T

# 1.3

### PLASTIC DARLINGTON COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for general-purpose amplifier and low-speed switching applications.

- High DC Current Gain —  
 $h_{FE} = 2000$  (Typ) @  $I_C = 2.0$  Adc
- Monolithic Construction with Built-in Base-Emitter Resistors to Limit Leakage Multiplication
- Choice of Packages —  
TO126, MJE700 and MJE800 series  
TO220AB, MJE700T and MJE800T series


### MAXIMUM RATINGS

Rating	Symbol	MJE700, T MJE701, T MJE800, T MJE801, T	MJE702, T MJE703, T MJE802, T MJE803, T	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0		Vdc
Collector Current	$I_C$	4.0		Adc
Base Current	$I_B$	0.1		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	TO-126	TO-220	Watts $\text{W}/^\circ\text{C}$
		40	50	
		0.32	0.40	
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150		$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.13	$^\circ\text{C}/\text{W}$
	TO-126		
	TO-220	2.50	


FIGURE 1 — POWER DERATING



4.0 AMPERE

### DARLINGTON POWER TRANSISTORS COMPLEMENTARY SILICON

40 WATT — TO-126  
50 WATT — TO-220AB




MJE700-703  
MJE800-803

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3 <sup>rd</sup> TYPE		3 <sup>rd</sup> TYPE	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

STYLE 1  
PIN 1. EMITTER  
2. COLLECTOR  
3. BASE

NOTES  
1. MT = MAIN TERMINAL  
2. LEADS TRUE POSITIONED  
WITHIN 0.25 mm (0.010) DIA.  
TO DIM. 'A' & 'E' AT  
MAXIMUM MATERIAL  
CONDITION

CASE 77-04



MJE700T-703T  
MJE800T-803T

DIM	MILLIMETERS			INCHES		
	MIN	MAX		MIN	MAX	
A	14.60	15.75		0.575	0.620	
B	9.85	10.29		0.380	0.405	
C	4.06			0.160		
D	0.84	0.89	0.033	0.033		
E	3.61	3.73	0.142	0.142		
F	2.41	2.67	0.095	0.095		
G	2.79	3.93	0.110	0.110		
H	0.38	0.56	0.014	0.022		
K	12.70	14.27	0.500	0.562		
L	1.14	1.39	0.045	0.055		
M	4.83	5.33	0.190	0.210		
N	2.34	3.04	0.100	0.120		
R	2.04	2.79	0.080	0.110		
S	1.14	1.39	0.045	0.055		
T	5.97	6.48	0.235	0.255		
U	0.00	1.27	0.000	0.050		
V	1.14	-	0.045	-		
Z	-	2.03	-	0.080		

STYLE 1  
PIN 1. BASE  
2. COLLECTOR  
3. EMITTER  
4. COLLECTOR

NOTES  
1. DIMENSION H APPLIES TO ALL LEADS  
2. DIMENSION H APPLIES TO LEADS 1  
AND 2

CASE 221A-02

# PNP MJE700,T thru MJE703,T

# NPN MJE800,T thru MJE803,T

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Breakdown Voltage (1) ( $I_C = 50 \text{ mA}$ , $I_B = 0$ )	$BV_{CEO}$	60 80	— —	Vdc
Collector Cutoff Current ( $V_{CE} = 60 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 80 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— —	100 100	$\mu\text{Adc}$
Collector Cutoff Current ( $V_{CB} = \text{Rated } BV_{CEO}$ , $I_E = 0$ ) ( $V_{CB} = \text{Rated } BV_{CEO}$ , $I_E = 0$ , $T_C = 100^\circ\text{C}$ )	$I_{CBO}$	— —	100 500	$\mu\text{Adc}$
Emitter Cutoff Current ( $V_{BE} = 5.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	2.0	mAdc
<b>ON CHARACTERISTICS</b>				
DC Current Gain (1) ( $I_C = 1.5 \text{ Adc}$ , $V_{CE} = 3.0 \text{ Vdc}$ ) ( $I_C = 2.0 \text{ Adc}$ , $V_{CE} = 3.0 \text{ Vdc}$ ) ( $I_C = 4.0 \text{ Adc}$ , $V_{CE} = 3.0 \text{ Vdc}$ )	$h_{FE}$	750 750 100	— — —	—
Collector-Emitter Saturation Voltage (1) ( $I_C = 1.5 \text{ Adc}$ , $I_B = 30 \text{ mA}$ ) ( $I_C = 2.0 \text{ Adc}$ , $I_B = 40 \text{ mA}$ ) ( $I_C = 4.0 \text{ Adc}$ , $I_B = 40 \text{ mA}$ )	$V_{CE(sat)}$	— — —	2.5 2.8 3.0	Vdc
Base-Emitter On Voltage (1) ( $I_C = 1.5 \text{ Adc}$ , $V_{CE} = 3.0 \text{ Vdc}$ ) ( $I_C = 2.0 \text{ Adc}$ , $V_{CE} = 3.0 \text{ Vdc}$ ) ( $I_C = 4.0 \text{ Adc}$ , $V_{CE} = 3.0 \text{ Vdc}$ )	$V_{BE(on)}$	— — —	2.5 2.5 3.0	Vdc
Small-Signal Current Gain ( $I_C = 1.5 \text{ Adc}$ , $V_{CE} = 3.0 \text{ Vdc}$ , $f = 1.0 \text{ MHz}$ )	$ h_{fe} $	1.0	—	—

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

FIGURE 2 — SWITCHING TIMES TEST CIRCUIT




FIGURE 3 — SWITCHING TIMES





FIGURE 4 — THERMAL RESPONSE (MJE700T, 800T series)






# PNP MJE700,T thru MJE703,T

# NPN MJE800,T thru MJE803,T

1.3

FIGURE 5 - THERMAL RESPONSE (MJE700, 800 series)



ACTIVE-REGION SAFE-OPERATING AREA

FIGURE 6 - MJE700 series





FIGURE 7 - MJE800 series



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 6 and 7 are based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} < 150^\circ\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 4 or 5. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 8 - MJE700T series





FIGURE 9 - MJE800T series





PNP MJE700,T thru MJE703,T  
NPN MJE800,T thru MJE803,T

1.3

PNP  
MJE700,T series




FIGURE 10 - DC CURRENT GAIN

NPN  
MJE800,T series




FIGURE 11 - COLLECTOR SATURATION REGION







FIGURE 12 - "ON" VOLTAGES





**MOTOROLA**

**MJE1290 MJE1291 PNP**  
**MJE1660 MJE1661 NPN**

**1.3**

**COMPLEMENTARY SILICON  
MEDIUM-POWER TRANSISTORS**

... designed for use in power amplifier and switching applications.

- High Collector Current –  
 $I_C = 15 \text{ A dc}$
- High DC Current Gain –  
 $h_{FE} = 10 \text{ (Min) @ } I_C = 15 \text{ A dc}$


**MAXIMUM RATINGS**

Rating	Symbol	MJE1290 MJE1660	MJE1291 MJE1661	Unit
Collector-Emitter Voltage	$V_{CEO}$	40	60	Vdc
Collector-Base Voltage	$V_{CB}$	40	60	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0		Vdc
Collector Current-Continuous	$I_C$	15		A dc
Base Current	$I_B$	5.0		A dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	90 0.72		Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150		$^\circ\text{C}$

**THERMAL CHARACTERISTICS**



Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	1.39	$^\circ\text{C/W}$

**FIGURE 1 – POWER TEMPERATURE DERATING CURVE**



**15 AMPERE  
POWER TRANSISTORS  
COMPLEMENTARY SILICON**

**40-60 VOLTS  
90 WATTS**



DIM	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22 BSC		0.166 BSC	
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	90° TYP		90° TYP	
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255
V	2.03		0.080	

**CASE 90-05  
TO-127**

When mounting the device, torque not to exceed 8.0 in.-lb.

If lead bending is required, use suitable clamps or other supports between transistor case and point of bend.

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 200 \text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	40 60	—	Vdc
Collector Cutoff Current ( $V_{CE} = 30 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	—	1.0	mA
Collector Cutoff Current ( $V_{CE} = 40 \text{ Vdc}$ , $V_{BE} = 0$ ) ( $V_{CE} = 60 \text{ Vdc}$ , $V_{BE} = 0$ )	$I_{CES}$	— —	0.7 0.7	mA
Collector Cutoff Current ( $V_{CB} = 40 \text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 60 \text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	—	0.7 0.7	mA
Emitter Cutoff Current ( $V_{BE} = 5.0 \text{ Vdc}$ , $I_E = 0$ )	$I_{EBO}$	—	1.0	mA

**ON CHARACTERISTICS**


DC Current Gain (1) ( $I_C = 5.0 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ ) ( $I_C = 15 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ )	$h_{FE}$	20 10	100 —	—
Collector-Emitter Saturation Voltage (1) ( $I_C = 15 \text{ A}$ , $I_B = 1.5 \text{ A}$ )	$V_{CE(sat)}$	—	1.8	Vdc
Base-Emitter on Voltage (1) ( $I_C = 15 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ )	$V_{BE(on)}$	—	2.5	Vdc

**DYNAMIC CHARACTERISTICS**

Current-Gain-Bandwidth Product ( $I_C = 1.0 \text{ A}$ , $V_{CE} = 10 \text{ Vdc}$ , $f = 1.0 \text{ MHz}$ )	$f_T$	3.0	—	MHz
Small-Signal Current Gain ( $I_C = 1.0 \text{ A}$ , $V_{CE} = 10 \text{ Vdc}$ , $f = 1.0 \text{ kHz}$ )	$h_{fe}$	25	—	—

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ . Duty Cycle  $\leq 2.0\%$ .

FIGURE 2 — DC SAFE OPERATING AREA



The Safe Operating Area Curves indicate  $I_C$ - $V_{CE}$  limits below which the device will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum  $T_J$ , power-temperature derating must be observed for both steady state and pulse power conditions.



**MOTOROLA**

**MJE2360T**  
**MJE2361T**

**1.3**

# **NPN SILICON HIGH-VOLTAGE TRANSISTOR**

... useful for general-purpose, high voltage applications requiring high  $f_T$ .

- Collector-Emitter Sustaining Voltage –  
 $V_{CE(sus)} = 350 \text{ Vdc (Min) @ } I_C = 2.5 \text{ mAdc}$
- DC Current Gain –  
 $h_{FE} = 40 \text{ (Min) @ } I_C = 100 \text{ mAdc - MJE2361T}$
- Current-Gain-Bandwidth Product –  
 $f_T = 10 \text{ MHz (Typ) @ } I_C = 50 \text{ mAdc}$

**0.5 AMPERE  
POWER TRANSISTORS  
NPN SILICON**



**350 VOLTS  
30 WATTS**

## **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}$	350	Vdc
Collector-Base Voltage	$V_{CB}$	375	Vdc
Emitter-Base Voltage	$V_{EB}$	6.0	Vdc
Collector Current – Continuous	$I_C$	0.5	Adc
Base Current	$I_B$	0.25	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	30 0.24	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150	$^\circ\text{C}$

## **THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	4.167	$^\circ\text{C/W}$




STYLE 1  
PIN 1 BASE  
2 COLLECTOR  
3 EMITTER  
4 COLLECTOR

NOTES  
1 DIMENSION H APPLIES TO ALL LEADS  
2 DIMENSION L APPLIES TO LEADS 1  
AND 3

DIM.	MIN.	MAX.	MIN.	MAX.
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.68	4.82	0.180	0.190
D	0.64	0.89	0.025	0.035
E	2.61	2.73	0.102	0.107
F	2.41	2.67	0.095	0.105
G	2.79	2.83	0.110	0.155
H	2.36	2.68	0.094	0.107
K	12.70	14.27	0.500	0.562
L	1.14	1.29	0.045	0.051
M	4.63	5.33	0.180	0.210
N	2.54	3.04	0.100	0.120
P	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.87	6.48	0.235	0.255
U	0.90	1.27	0.030	0.050
V	1.14	—	0.045	—
Z	—	2.03	—	0.080

**CASE 221A-02  
(TO-220 AB)**

**FIGURE 1 – POWER-TEMPERATURE DERATING CURVE**




ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage(1) ( $I_C = 2.5 \text{ mA}$ , $I_B = 0$ )	$V_{CEO(sus)}$	350	—	—	Vdc
Collector Cutoff Current ( $V_{CE} = 250 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	—	—	0.25	mA
Collector Cutoff Current ( $V_{CE} = 375 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ )	$I_{CEX}$	—	—	0.5	mA
Collector Cutoff Current ( $V_{CB} = 375 \text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	—	—	0.1	mA
Emitter Cutoff Current ( $V_{BE} = 5.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	0.1	mA
<b>ON CHARACTERISTICS (1)</b>					
DC Current Gain ( $I_C = 50 \text{ mA}$ , $V_{CE} = 10 \text{ Vdc}$ )	$h_{FE}$	25	—	200	—
		50	—	250	—
( $I_C = 100 \text{ mA}$ , $V_{CE} = 10 \text{ Vdc}$ )		15	—	—	—
		40	—	—	—
Collector-Emitter Saturation Voltage ( $I_C = 100 \text{ mA}$ , $I_B = 10 \text{ mA}$ )	$V_{CE(sat)}$	—	—	1.5	Vdc
Base-Emitter On Voltage ( $I_C = 100 \text{ mA}$ , $V_{CE} = 10 \text{ Vdc}$ )	$V_{BE(on)}$	—	—	1.0	Vdc
<b>DYNAMIC CHARACTERISTICS</b>					
Current-Gain Bandwidth Product ( $I_C = 50 \text{ mA}$ , $V_{CE} = 10 \text{ Vdc}$ , $f = 1.0 \text{ MHz}$ )	$f_T$	—	10	—	MHz
Output Capacitance ( $V_{CB} = 100 \text{ Vdc}$ , $I_E = 0$ , $f = 100 \text{ kHz}$ )	$C_{ob}$	—	20	—	pF

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$

FIGURE 2 — DC SAFE OPERATING AREA



The Safe Operating Area Curves indicate  $I_C$ - $V_{CE}$  limits below which the device will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum  $T_J$ , power-temperature derating must be observed for both steady state and pulse power conditions.

**MOTOROLA**

NPN  
**MJE2801, MJE2801T**  
 PNP  
**MJE2901, MJE2901T**

**1.3**

**COMPLEMENTARY SILICON PLASTIC  
 POWER TRANSISTORS**

... for use as an output device in complementary audio amplifiers up to 35-Watts music power per channel.

- High DC Current Gain —  $h_{FE} = 25-100$  @  $I_C = 3.0$  A
- Choice of Packages — MJE2801, 2901 — TO-225AB (TO-127)  
 MJE2801T, 2901T — TO-220AB

**MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	Vdc
Collector-Base Voltage	$V_{CB}$	60	Vdc
Emitter-Base Voltage	$V_{EB}$	4.0	Vdc
Collector Current	$I_C$	10	Adc
Base Current	$I_B$	5.0	Adc
Total Power Dissipation @ $T_C = 25^{\circ}\text{C}$	$P_{DT}$	90	Watts
MJE2801, 2901		75	
Derate above $25^{\circ}\text{C}$		0.72	W/ $^{\circ}\text{C}$
MJE2801, 2901		0.6	
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150	$^{\circ}\text{C}$

**THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	1.39	$^{\circ}\text{C}/\text{W}$
MJE2801, 2901		1.67	

†Safe Area Curves are indicated by Figure 1. Both limits are applicable and must be observed.

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^{\circ}\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Breakdown Voltage (1) ( $I_C = 200$ mA dc, $I_B = 0$ )	$BV_{CEO}$	60	—	Vdc
Collector-Cutoff Current ( $V_{CB} = 60$ Vdc, $I_E = 0$ ) ( $V_{CB} = 60$ Vdc, $I_E = 0$ , $T_C = 150^{\circ}\text{C}$ )	$I_{CBO}$	—	0.1 2.0	mA dc
Emitter Cutoff Current ( $V_{BE} = 4.0$ Vdc, $I_C = 0$ )	$I_{EBO}$	—	1.0	mA dc


**ON CHARACTERISTICS**

DC Current Gain ( $I_C = 3.0$ A dc, $V_{CE} = 2.0$ Vdc)	$h_{FE}$	25	100	—
Base-Emitter Voltage ( $I_C = 3.0$ A dc, $V_{CE} = 2.0$ Vdc)	$V_{BE}$	—	1.4	Vdc

(1) Pulse Test: Pulse Width  $\leq 300$   $\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

**10 AMPERE  
 COMPLEMENTARY SILICON  
 POWER TRANSISTORS**

**60 VOLTS  
 75, 90 WATTS**




STYLE 2  
 PIN 1: EMITTER  
 PIN 2: COLLECTOR  
 PIN 3: BASE

DIM	MILLIMETERS			INCHES		
	MIN	MAX	TYP	MIN	MAX	TYP
A	16.13	16.38	0.635	0.645		
B	15.57	12.43	0.495	0.505		
C	3.75	3.43	0.125	0.135		
D	1.09	1.24	0.043	0.049		
E	3.51	3.16	0.138	0.148		
G	4.22	85C	0.168	85C		
H	2.67	2.97	0.105	0.115		
J	0.815	0.864	0.032	0.034		
K	15.11	16.38	0.595	0.645		
M	30 TYP			30 TYP		
Q	4.75	4.95	0.185	0.195		
R	1.91	2.16	0.075	0.085		
U	6.22	6.48	0.245	0.255		
V	2.93		0.090			

MJE2801  
 MJE2901

CASE 90-05  
 TO-225AB  
 (TO-127)



DIM	MILLIMETERS			INCHES		
	MIN	MAX	TYP	MIN	MAX	TYP
A	14.60	15.75	0.575	0.620		
B	9.55	10.39	0.380	0.410		
C	4.08	4.82	0.160	0.190		
D	0.84	0.89	0.035	0.035		
E	3.81	3.75	0.142	0.147		
G	2.41	2.67	0.095	0.105		
H	2.78	3.83	0.110	0.151		
K	0.35	0.36	0.014	0.022		
N	12.70	14.27	0.500	0.562		
L	1.14	1.39	0.045	0.055		
M	4.83	5.33	0.190	0.210		
Q	2.54	3.04	0.100	0.120		
R	2.04	2.19	0.080	0.110		
T	5.14	1.39	0.045	0.055		
U	5.57	6.48	0.235	0.255		
V	5.00	1.27	0.050	0.050		
W	1.14	—	—	0.045		
Z	—	3.30	—	0.080		

STYLE 1  
 PIN 1: BASE  
 PIN 2: COLLECTOR  
 PIN 3: EMITTER  
 PIN 4: COLLECTOR


NOTE:  
 1. DIMENSION W APPLIES TO ALL LEADS AND 1. APPLIES TO LEADS 1 AND 2.  
 2. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.  
 3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1982.  
 4. CONTROLLING DIMENSION: INCH.

CASE 221A-02  
 TO-220AB



# MJE2801/MJE2801T NPN, MJE2901/MJE2901T PNP

FIGURE 1 – ACTIVE REGION  
SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on  $T_J(pk) = 150^\circ C$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) \leq 150^\circ C$ . At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – POWER DERATING






FIGURE 4 – "ON" VOLTAGES





# MOTOROLA

## MJE2955, MJE2955T PNP MJE3055, MJE3055T NPN

### 1.3

### COMPLEMENTARY SILICON PLASTIC POWER TRANSISTORS

... designed for use in general-purpose amplifier and switching applications.

- DC Current Gain Specified to 10 Amperes
- High Current Gain — Bandwidth Product —  
 $f_T = 2.0 \text{ MHz (Min) @ } I_C = 500 \text{ mAdc}$
- Choice of Packages — MJE3055, MJE2955 — TO-225AB (TO-127)  
MJE3055T, MJE2955T — TO-220AB

### MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	Vdc
Collector-Base Voltage	$V_{CB}$	70	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0	Vdc
Collector Current	$I_C$	10	Adc
Base Current	$I_B$	6.0	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_{DT}$	90	Watts
MJE3055, MJE2955		75	W/°C
MJE3055T, MJE2955T			
Derate above $25^\circ\text{C}$		0.72	W/°C
MJE3055, MJE2955		0.6	W/°C
MJE3055T, MJE2955T			
Operating and Storage Junction Temperature Range	$T_J, T_{STG}$	-55 to +150	°C

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	1.39	°C/W
MJE3055, MJE2955		1.67	
MJE3055T, MJE2955T			

Safe Area Curves are indicated by Figure 1. Both limits are applicable and must be observed.

FIGURE 1 — ACTIVE-REGION SAFE OPERATING AREA




There are two limitations on the power handling ability of a transistor: average junction temperature and second break down. Safe operating area curves indicate  $I_C$ ,  $V_{CE}$  limits of the transistor that must be observed for reliable operation. i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on  $T_{J(\text{avg})} = 150^\circ\text{C}$ .  $T_C$  is variable depending on conditions. Second break down pulse limits are valid for duty cycles to 10% provided  $T_{J(\text{avg})} \leq 150^\circ\text{C}$ . At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second break down (See AN 415A).

### 10 AMPERE


### COMPLEMENTARY SILICON POWER TRANSISTORS

60 VOLTS  
75, 90 WATTS



DIM	MIN	MAX	MIN	MAX
A	15.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.08	1.24	0.043	0.049
E	3.51	3.76	0.138	0.148
F	4.22	4.50	0.166	0.180
G	2.67	2.92	0.105	0.115
H	0.813	0.864	0.032	0.034
J	15.11	16.38	0.595	0.645
K	30.75	31.75	1.210	1.250
L	4.70	4.95	0.185	0.195
M	1.91	2.16	0.075	0.085
N	5.22	5.48	0.205	0.215
P	2.03	0.080		

CASE 90-05  
TO-225AB  
(TO-127)



DIM	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.610
B	8.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
E	3.81	3.73	0.142	0.147
F	2.41	2.67	0.095	0.105
G	2.79	3.93	0.110	0.155
H	0.36	0.56	0.014	0.022
I	12.70	14.27	0.500	0.562
J	1.14	1.39	0.045	0.055
K	6.83	5.23	0.190	0.210
L	0.54	1.04	0.019	0.100
M	2.04	2.79	0.080	0.110
N	5.14	1.39	0.045	0.055
P	5.97	6.48	0.235	0.255
Q	0.00	1.27	0.000	0.050
R	1.14	0.045		
S	2.03	0.080		

STYLE 1  
1 PIN 1 BASE  
2 COLLECTOR  
3 EMITTER  
4 COLLECTOR

NOTES:  
1 DIMENSION H APPLIES TO ALL LEADS AND 3.  
2 DIMENSION J APPLIES TO LEADS 1 AND 3.  
3 DIMENSION J DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.  
4 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1982.  
5 CONTROLLING DIMENSION INCH.

MJE2955T  
MJE3055T

CASE 221A-02  
TO-220AB

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 200\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	60	—	Vdc
Collector Cutoff Current ( $V_{CE} = 30\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	—	700	$\mu\text{Adc}$
Collector Cutoff Current ( $V_{CE} = 70\text{ Vdc}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 70\text{ Vdc}$ , $V_{EB(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	—	1.0 5.0	mAdc
Collector Cutoff Current ( $V_{CB} = 70\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 70\text{ Vdc}$ , $I_E = 0$ , $T_C = 150^\circ\text{C}$ )	$I_{CBO}$	—	1.0 10	mAdc
Emitter Cutoff Current ( $V_{BE} = 5.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	5.0	mAdc
<b>ON CHARACTERISTICS</b>				
DC Current Gain (1) ( $I_C = 4.0\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ ) ( $I_C = 10\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$h_{FE}$	20 5.0	100 —	—
Collector-Emitter Saturation Voltage (1) ( $I_C = 4.0\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 3.3\text{ Adc}$ )	$V_{CE(sat)}$	—	1.1 8.0	Vdc
Base-Emitter On Voltage (1) ( $I_C = 4.0\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$V_{BE(on)}$	—	1.8	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain-Bandwidth Product ( $I_C = 500\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 500\text{ kHz}$ )	$f_T$	2.0	—	MHz

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

FIGURE 2 — DC CURRENT GAIN







FIGURE 3 — POWER DERATING



MJE2955, 2955T

FIGURE 4 — "ON" VOLTAGES

MJE3055, 3055T




**MOTOROLA**

**MJE3300 MJE3301 MJE3302 NPN**  
**MJE3310 MJE3311 MJE3312 PNP**

**1.3**

**PLASTIC DARLINGTON COMPLEMENTARY  
SILICON ANNULAR POWER TRANSISTORS**


... designed for general-purpose amplifier and high-speed switching applications.

- High DC Current Gain —  
 $h_{FE} = 2000$  (Typ) @  $I_C = 1.0$  Adc
- Collector-Emitter Sustaining Voltage — @ 10 mAdc  
 $V_{CE(sus)} = 40$  Vdc (Min) — MJE3310/MJE3300  
 $= 60$  Vdc (Min) — MJE3311/MJE3301  
 $= 80$  Vdc (Min) — MJE3312/MJE3302
- Reverse Voltage Protection Diode
- Pinout Compatible with TO-220 Package
- Monolithic Construction with Built-In Base-Emitter Output Resistor
- Thermopad II Construction With Hard Solder for High Reliability

**DARLINGTON  
4-AMPERE**

**COMPLEMENTARY SILICON  
POWER TRANSISTORS**

**40, 60, 80 VOLTS  
15 WATTS**





**MAXIMUM RATINGS**

Rating	Symbol	MJE3310 MJE3300	MJE3311 MJE3301	MJE3312 MJE3302	Unit
Collector-Emitter Voltage	$V_{CE}$	40	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	40	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0			Vdc
Collector Current – Continuous Peak	$I_C$	4.0			Adc
		6.0			
Base Current	$I_B$	100			mAdc
Total Power Dissipation @ $T_C = 25^{\circ}\text{C}$ Derate above $25^{\circ}\text{C}$	$P_D$	15			Watts W/ $^{\circ}\text{C}$
		0.12			
Total Power Dissipation @ $T_A = 25^{\circ}\text{C}$ Derate above $25^{\circ}\text{C}$	$P_D$	1.5			Watts W/ $^{\circ}\text{C}$
		0.012			
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150			$^{\circ}\text{C}$

**THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max.	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	8.33	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	83.3	$^\circ\text{C/W}$

**FIGURE 1 — POWER DERATING**



**STYLE 3.**

PIN 1, BASE  
 2, COLLECTOR  
 3, EMITTER

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	30 TYP			
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-04  
 TO-126

# MJE3300, MJE3301, MJE3302 NPN

# MJE3310, MJE3311, MJE3312 PNP

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage <sup>(1)</sup> ( $I_C = 10\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	40 60 80	— — —	Vdc
Collector-Cutoff Current ( $V_{CE} = 20\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	—	100	$\mu\text{Adc}$
( $V_{CE} = 30\text{ Vdc}$ , $I_B = 0$ )		—	100	
( $V_{CE} = 40\text{ Vdc}$ , $I_B = 0$ )		—	100	
Collector Cutoff Current ( $V_{CB} = \text{Rated } V_{CE(sus)}$ , $I_E = 0$ )	$I_{CBO}$	—	1.0	$\mu\text{Adc}$
( $V_{CB} = \text{Rated } V_{CE(sus)}$ , $I_E = 0$ , $T_C = 100^\circ\text{C}$ )		—	100	
Emitter Cutoff Current ( $V_{BE} = 5.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	$\mu\text{Adc}$
<b>ON CHARACTERISTICS</b>				
DC Current Gain ( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 2.0\text{ Vdc}$ )	$h_{FE}$	1000 750	— —	—
( $I_C = 1.5\text{ Adc}$ , $V_{CE} = 2.0\text{ Vdc}$ )				
Collector-Emitter Saturation Voltage ( $I_C = 1.5\text{ Adc}$ , $I_B = 6.0\text{ mA}$ )	$V_{CE(sat)}$	—	1.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 1.5\text{ Adc}$ , $I_B = 6.0\text{ mA}$ )	$V_{BE(sat)}$	—	2.5	Vdc
Base-Emitter On Voltage ( $I_C = 1.5\text{ Adc}$ , $V_{CE} = 2.0\text{ Vdc}$ )	$V_{BE(on)}$	—	2.5	Vdc
Output Diode Voltage Drop ( $I_{EC} = 2.0\text{ Adc}$ )	$V_{EC}$	—	2.0	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain — Bandwidth Product ( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 2.0\text{ Vdc}$ )	$f_T$	20	—	MHz

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

FIGURE 2 — ACTIVE-REGION SAFE OPERATING AREA




FIGURE 3 — TYPICAL DC CURRENT GAIN






FIGURE 4 — DARLINGTON CIRCUIT SCHEMATIC







# MOTOROLA

## MJE3439 MJE3440

### 1.3


#### NPN SILICON HIGH-VOLTAGE POWER TRANSISTORS

... designed for use in line-operated equipment requiring high  $f_T$ .

- High DC Current Gain —  
 $h_{FE} = 40-160 @ I_C = 20 \text{ mAdc}$
- Current-Gain-Bandwidth Product —  
 $f_T = 15 \text{ MHz (Min) } @ I_C = 10 \text{ mAdc}$
- Low Output Capacitance —  
 $C_{ob} = 10 \text{ pF (Max) } @ f = 1.0 \text{ MHz}$

#### 0.3 AMPERE POWER TRANSISTORS NPN SILICON

250-350 VOLTS  
15 WATTS





#### MAXIMUM RATINGS

Rating	Symbol	MJE3439	MJE3440	Unit
Collector-Emitter Voltage	$V_{CE0}$	350	250	Vdc
Collector-Base Voltage	$V_{CB}$	450	350	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0		Vdc
Collector Current — Continuous	$I_C$	0.3		Adc
Base Current	$I_B$	150		mAdc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	15	0.12	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150		$^\circ\text{C}$

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	8.33	$^\circ\text{C/W}$

FIGURE 1 — POWER-TEMPERATURE DERATING CURVE



STYLE 1  
PIN 1. EMITTER  
2. COLLECTOR  
3. BASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.54	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3 $\phi$ TYP		3 $\phi$ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-04  
TO-126




# MJE3439, MJE3440

## 1.3

### ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage ( $I_C = 5.0 \text{ mAdc}$ , $I_B = 0$ )	$V_{CEO(sus)}$	350	—	Vdc
( $I_C = 50 \text{ mAdc}$ , $I_B = 0$ )		250	—	
Collector Cutoff Current ( $V_{CE} = 300 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEQ}$	—	20	$\mu\text{Adc}$
( $V_{CE} = 200 \text{ Vdc}$ , $I_B = 0$ )		—	50	
Collector Cutoff Current ( $V_{CE} = 450 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ )	$I_{CEX}$	—	500	$\mu\text{Adc}$
( $V_{CE} = 300 \text{ Vdc}$ , $V_{EB(off)} = 1.5 \text{ Vdc}$ )		—	500	
Collector Cutoff Current ( $V_{CB} = 350 \text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	—	20	$\mu\text{Adc}$
( $V_{CB} = 250 \text{ Vdc}$ , $I_E = 0$ )		—	20	
Emitter Cutoff Current ( $V_{BE} = 5.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	20	$\mu\text{Adc}$
<b>ON CHARACTERISTICS</b>				
DC Current Gain ( $I_C = 2.0 \text{ mAdc}$ , $V_{CE} = 10 \text{ Vdc}$ )	$h_{FE}$	30	—	—
( $I_C = 20 \text{ mAdc}$ , $V_{CE} = 10 \text{ Vdc}$ )		50	200	
Collector-Emitter Saturation Voltage ( $I_C = 50 \text{ mAdc}$ , $I_B = 4.0 \text{ mAdc}$ )	$V_{CE(sat)}$	—	0.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 50 \text{ mAdc}$ , $I_B = 4.0 \text{ mAdc}$ )	$V_{BE(sat)}$	—	1.3	Vdc
Base-Emitter On Voltage ( $I_C = 50 \text{ mAdc}$ , $V_{CE} = 10 \text{ Vdc}$ )	$V_{BE(on)}$	—	0.8	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain-Bandwidth Product ( $I_C = 10 \text{ mAdc}$ , $V_{CE} = 10 \text{ Vdc}$ , $f = 5.0 \text{ MHz}$ )	$f_T$	15	—	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 1.0 \text{ MHz}$ )	$C_{ob}$	—	10	pF
Small-Signal Current Gain ( $I_C = 5.0 \text{ mAdc}$ , $V_{CE} = 10 \text{ Vdc}$ , $f = 1.0 \text{ kHz}$ )	$h_{fe}$	25	—	—

FIGURE 2 — ACTIVE-REGION SAFE OPERATING AREA



The Safe Operating Area Curves indicate  $I_C$ - $V_{CE}$  limits below which the device will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum  $T_J$ , power-temperature derating must be observed for both steady state and pulse power conditions.



# MOTOROLA

<b>NPN</b>	<b>PNP</b>
<b>MJE4340</b>	<b>MJE4350</b>
<b>MJE4341</b>	<b>MJE4351</b>
<b>MJE4342</b>	<b>MJE4352</b>
<b>MJE4343</b>	<b>MJE4353</b>

## 1.3

### HIGH-VOLTAGE — HIGH POWER TRANSISTORS

... designed for use in high power audio amplifier applications and high voltage switching regulator circuits.

- High Collector-Emitter Sustaining Voltage —

	NPN	PNP
$V_{CE(sus)}$	100 Vdc — MJE4340	MJE4350
	120 Vdc — MJE4341	MJE4351
	140 Vdc — MJE4342	MJE4352
	160 Vdc — MJE4343	MJE4353

- High DC Current Gain — @  $I_C = 8.0$  Adc

$$h_{FE} = 35 \text{ (Typ)}$$

- Low Collector-Emitter Saturation Voltage —

$$V_{CE(sat)} = 2.0 \text{ Vdc (Max) @ } I_C = 8.0 \text{ Adc}$$

### MAXIMUM RATINGS


Rating	Symbol	MJE4340 MJE4350	MJE4341 MJE4351	MJE4342 MJE4352	MJE4343 MJE4353	Unit
Collector-Emitter Voltage	$V_{CE}$	100	120	140	160	Vdc
Collector-Base Voltage	$V_{CB}$	100	120	140	160	Vdc
Emitter-Base Voltage	$V_{EB}$	7.0				Vdc
Collector Current — Continuous	$I_C$	16				Adc
Peak (1)		20				
Base Current — Continuous	$I_B$	5.0				Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	125				Watts
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150				$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^\circ\text{C/W}$


(1) Pulse Test: Pulse Width  $\leq 5.0$   $\mu\text{s}$ , Duty Cycle  $\geq 10\%$

FIGURE 1 — POWER DERATING  
REFERENCE: AMBIENT TEMPERATURE



### 16 AMPERE POWER TRANSISTORS COMPLEMENTARY SILICON

100-160 VOLTS



STYLE 1:

1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.41	3.20	0.095	0.126
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.13	12.70	0.480	0.500
Q	4.04	4.22	0.158	0.166

CASE 340-01  
TO-218AC

# MJE4340 thru MJE4343NPN, MJE4350 thru MJE4353PNP

1.3


## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 200\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	100 120 140 160	— — — —	Vdc
Collector-Emitter Cutoff Current ( $V_{CE} = 50\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 60\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 70\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 80\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— — — —	750 750 750 750	$\mu\text{Adc}$
Collector-Emitter Cutoff Current ( $V_{CE} = \text{Rated } V_{CE}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = \text{Rated } V_{CE}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 150^\circ\text{C}$ )	$I_{CEX}$	— —	1.0 5.0	mAdc
Collector-Base Cutoff Current ( $V_{CB} = \text{Rated } V_{CB}$ , $I_E = 0$ )	$I_{CBO}$	—	750	$\mu\text{Adc}$
Emitter-Base Cutoff Current ( $V_{BE} = 7.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mAdc
<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 8.0\text{ Adc}$ , $V_{CE} = 2.0\text{ Vdc}$ ) ( $I_C = 16\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$h_{FE}$	15 8.0	35 (Typ) 15 (Typ)	—
Collector-Emitter Saturation Voltage ( $I_C = 8.0\text{ Adc}$ , $I_B = 800\text{ mA}$ ) ( $I_C = 16\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ )	$V_{CE(sat)}$	— —	2.0 3.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 16\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ )	$V_{BE(sat)}$	—	3.9	Vdc
Base-Emitter On Voltage ( $I_C = 16\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$V_{BE(on)}$	—	3.9	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain—Bandwidth Product (2) ( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 20\text{ Vdc}$ , $f_{test} = 0.5\text{ MHz}$ )	$f_T$	1.0	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 0.1\text{ MHz}$ )	$C_{ob}$	—	800	pF

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\geq 2.0\%$ .

(2)  $f_T = |h_{fe}| \cdot f_{test}$

FIGURE 2 — SWITCHING TIMES TEST CIRCUIT




$R_B$  and  $R_C$  varied to obtain desired current levels

$D_1$  must be fast recovery type, eg:  
MBD5300 used above  $I_B \approx 100\text{ mA}$   
MSD6100 used below  $I_B \approx 100\text{ mA}$

Note: Reverse polarities to test PNP devices.

FIGURE 3 — TYPICAL TURN-ON TIME



# TYPICAL CHARACTERISTICS

FIGURE 4 — TURN-OFF TIME





FIGURE 5 — ON VOLTAGES



## DC CURRENT GAIN

FIGURE 6 — MJE4340 SERIES (NPN)




FIGURE 7 — MJE4350 SERIES (PNP)




FIGURE 8 — COLLECTOR SATURATION REGION




FIGURE 9 — THERMAL RESPONSE






FIGURE 10 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 10 is based on  $T_C = 25^\circ\text{C}$ ;  $T_{JJ(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 10 may be found at any case temperature by using the appropriate curve on Figure 9.

FIGURE 11 — MAXIMUM REVERSE BIAS SAFE OPERATING AREA



## REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 11 gives RBSOA characteristics.





# MOTOROLA

**NPN**
**PNP**

**MJE5180 MJE5170**  
**MJE5181 MJE5171**  
**MJE5182 MJE5172**

**1.3**

## COMPLEMENTARY SILICON PLASTIC POWER TRANSISTOR

... designed for use in general purpose amplifier and switching applications.

- Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 1.5 \text{ Vdc (Max) @ } I_C = 6.0 \text{ Adc}$
- Collector-Emitter Sustaining Voltage —  
 $V_{CE(sus)} = 120 \text{ Vdc (Min) — MJE5170, MJE5180}$   
 $= 140 \text{ Vdc (Min) — MJE5171, MJE5181}$   
 $= 160 \text{ Vdc (Min) — MJE5172, MJE5182}$
- Compact TO-220 AB Package
- TO-66 Leadform Also Availability

### MAXIMUM RATINGS


Rating	Symbol	MJE5180 MJE5170	MJE5181 MJE5171	MJE5182 MJE5172	Unit
Collector-Emitter Voltage	$V_{CE}$	120	140	160	Vdc
Collector-Base Voltage	$V_{CB}$	120	140	160	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0			Vdc
Collector Current — Continuous Peak	$I_C$	6			Adc
Base Current	$I_B$	2.0			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	65			Watts
		0.52			W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	2.0			Watts
		0.016			W/ $^\circ\text{C}$
Unclamped Inductive Load Energy (1)	E	62.5			mJ
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150			$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.92	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$



(1)  $I_C = 2.8 \text{ A}$ ,  $L = 50 \text{ mH}$ , P.R.F. = 10 Hz,  $V_{CC} = 10 \text{ V}$ ,  $R_{BE} = 100 \Omega$ .

**FIGURE 1 — POWER DERATING**



## 6.0 AMPERE POWER TRANSISTORS COMPLEMENTARY SILICON

**120, 140, 160 VOLTS  
65 WATTS**



STYLE 1  
PIN 1  
BASE  
2 COLLECTOR  
3 EMITTER  
4 COLLECTOR

### NOTES

- DIMENSION H APPLIES TO ALL LEADS AND 3
- DIMENSION L APPLIES TO LEADS 1 AND 3
- DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
- CONTROLLING DIMENSION: INCH.

DIM	MIN	MAX	MIN	MAX
A	14.80	15.75	0.575	0.620
B	9.85	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.53	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.180	0.210
Q	2.54	3.04	0.100	0.120
R	2.94	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	0.97	0.48	0.035	0.255
U	0.90	1.27	0.030	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

**CASE 221A-02  
(TO-220AB)**




# MJE170, MJE171, MJE172, MJE5180, MJE5181, MJE5182

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 30\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	120 140 160	—	Vdc
Collector Cutoff Current ( $V_{CE} = 60\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 70\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 80\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— — —	0.7 0.7 0.7	mA
Collector Cutoff Current ( $V_{CE} = 120\text{ Vdc}$ , $V_{EB} = 0$ ) ( $V_{CE} = 140\text{ Vdc}$ , $V_{EB} = 0$ ) ( $V_{CE} = 160\text{ Vdc}$ , $V_{EB} = 0$ )	$I_{CES}$	— — —	400 400 400	$\mu\text{A}$
Emitter Cutoff Current ( $V_{BE} = 5.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mA
<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 0.3\text{ A}$ , $V_{CE} = 4.0\text{ Vdc}$ ) ( $I_C = 3.0\text{ A}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$h_{FE}$	30 15	— 100	—
Collector-Emitter Saturation Voltage ( $I_C = 6.0\text{ A}$ , $I_B = 600\text{ mA}$ )	$V_{CE(sat)}$	—	1.5	Vdc
Base-Emitter On Voltage ( $I_C = 6.0\text{ A}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$V_{BE(on)}$	—	2.0	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current Gain — Bandwidth Product (2) ( $I_C = 500\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ , $f_{test} = 1.0\text{ MHz}$ )	$f_T$	1.0	—	MHz
Small-Signal Current Gain ( $I_C = 0.5\text{ A}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1.0\text{ kHz}$ )	$h_{fe}$	20	—	—


(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .  
(2)  $f_T = |h_{fe}| \cdot f_{test}$

**\*FIGURE 2 — SWITCHING TIME TEST CIRCUIT**




\*FOR PNP'S REVERSE ALL POLARITIES


**FIGURE 4 — TURN-OFF SWITCHING TIMES**



**FIGURE 3 — TURN-ON SWITCHING TIMES**




**FIGURE 5 — CAPACITANCE**



TYPICAL ELECTRICAL CHARACTERISTICS

NPN — MJE5180, MJE5181, MJE5182

FIGURE 10 — COLLECTOR SATURATION REGION



PNP — MJE5170, MJE5171, MJE5172

FIGURE 11 — COLLECTOR SATURATION REGION




FIGURE 12 — COLLECTOR-EMITTER SATURATION REGION




FIGURE 13 — COLLECTOR-EMITTER SATURATION REGION




FIGURE 14 — BASE-EMITTER VOLTAGE




FIGURE 15 — BASE-EMITTER VOLTAGE




FIGURE 6 — THERMAL RESPONSE





FIGURE 7 — ACTIVE-REGION SAFE OPERATING AREA




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 7 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 150^\circ\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

### TYPICAL ELECTRICAL CHARACTERISTICS


#### NPN — MJE5180, MJE5181, MJE5182

FIGURE 8 — DC CURRENT GAIN



#### PNP — MJE5170, MJE5171, MJE5172

FIGURE 9 — DC CURRENT GAIN





# MOTOROLA

# MJE5730 MJE5731 MJE5732

# 1.3

## HIGH VOLTAGE PNP SILICON POWER TRANSISTORS

... designed for line operated audio output amplifier, SWITCH-MODE power supply drivers and other switching applications.

- 300 V to 400 V (Min) —  $V_{CEO(sus)}$
- 1.0 A Rated Collector Current
- Popular TO-220 Plastic Package
- TO-66 Leadform Available
- PNP Complements to the TIP47 thru TIP50 Series

## MAXIMUM RATINGS

Rating	Symbol	MJE5730	MJE5731	MJE5732	Unit
Collector-Emitter Voltage	$V_{CEO}$	300	350	400	Vdc
Collector-Base Voltage	$V_{CB}$	300	350	400	Vdc
Emitter-Base Voltage	$V_{EB}$	← 5.0 →			Vdc
Collector Current — Continuous	$I_C$	← 1.0 →			Adc
Collector Current — Peak		← 3.0 →			Adc
Base Current	$I_B$	← 1.0 →			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	← 40 →			Watts W/°C
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	← 2.0 →	← 0.016 →		Watts W/°C
Unclamped Inducting Load Energy (See Figure 10)	E	← 20 →			mJ
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	← -65 to +150 →			°C



## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.125	°C/W
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	°C/W

1.0 AMPERE

## POWER TRANSISTORS PNP SILICON

300-350-400 VOLTS  
40 WATTS



- STYLE 1  
PIN 1 BASE  
2 COLLECTOR  
3 EMITTER  
4 COLLECTOR

### NOTES

- 1 DIMENSION H APPLIES TO ALL LEADS
- 2 DIMENSION L APPLIES TO LEADS 1 AND 3
- 3 DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED
- 4 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
- 5 CONTROLLING DIMENSION INCH

	MILLIMETERS			INCHES		
DIM	MIN	MAX	MIN	MAX		
A	14.60	15.15	0.575	0.620		
B	9.65	10.20	0.380	0.405		
C	4.05	4.82	0.160	0.190		
D	0.64	0.69	0.025	0.025		
F	3.61	3.73	0.142	0.147		
G	2.41	2.67	0.095	0.105		
H	2.75	3.93	0.110	0.155		
J	0.36	0.56	0.014	0.022		
K	12.70	14.27	0.500	0.562		
L	11.4	1.39	0.045	0.055		
N	4.83	5.23	0.190	0.210		
Q	2.54	3.04	0.100	0.120		
R	2.04	2.79	0.080	0.110		
S	1.4	1.39	0.045	0.055		
T	5.97	6.48	0.235	0.255		
U	0.00	1.27	0.000	0.050		
V	0.14	-	0.045	-		
Z	-	2.03	-	0.080		

CASE 221A-02  
TO-220AB

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 30\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	300 350 400	—	Vdc
Collector Cutoff Current ( $V_{CE} = 200\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 250\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 300\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— — —	1.0 1.0 1.0	mA
Collector Cutoff Current ( $V_{CE} = 300\text{ Vdc}$ , $V_{BE} = 0$ ) ( $V_{CE} = 350\text{ Vdc}$ , $V_{BE} = 0$ ) ( $V_{CE} = 400\text{ Vdc}$ , $V_{BE} = 0$ )	$I_{CES}$	— — —	1.0 1.0 1.0	mA
Emitter Cutoff Current ( $V_{BE} = 5.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mA
<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 0.3\text{ A}$ , $V_{CE} = 10\text{ Vdc}$ ) ( $I_C = 1.0\text{ A}$ , $V_{CE} = 10\text{ Vdc}$ )	$h_{FE}$	30 10	150 —	—
Collector-Emitter Saturation Voltage ( $I_C = 1.0\text{ A}$ , $I_B = 0.2\text{ A}$ )	$V_{CE(sat)}$	—	1.0	Vdc
Base-Emitter On Voltage ( $I_C = 1.0\text{ A}$ , $V_{CE} = 10\text{ Vdc}$ )	$V_{BE(on)}$	—	1.5	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current Gain — Bandwidth Product ( $I_C = 0.2\text{ A}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 2.0\text{ MHz}$ )	$f_T$	10	—	MHz
Small-Signal Current Gain ( $I_C = 0.2\text{ A}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1.0\text{ kHz}$ )	$h_{fe}$	25	—	—

(1) Pulse Test: Pulsewidth  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .



**FIGURE 1 — DC CURRENT GAIN**

**FIGURE 2 — COLLECTOR-EMITTER SATURATION VOLTAGE**




FIGURE 3 — BASE-EMITTER VOLTAGE




FIGURE 4 — NORMALIZED POWER DERATING






FIGURE 5 — FORWARD BIAS SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 150^\circ\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 — THERMAL RESPONSE





The figure consists of two parts: waveforms on the left and a circuit diagram on the right.

**Waveforms:**

- Turn-On Pulse:** The input voltage  $V_{in}$  transitions from 0 V to approximately -11 V. The time interval  $t_1$  is marked for the turn-on process. The output voltage  $V_{EB(off)}$  is shown as a horizontal line at 0 V.
- Turn-Off Pulse:** The input voltage  $V_{in}$  transitions from approximately -11 V back to 0 V. The time interval  $t_2$  is marked for the turn-off process. The output voltage  $V_{EB(off)}$  transitions from 0 V to approximately +9.0 V. The duty cycle is noted as approximately 2.0%.

**Timing Parameters:**

- $t_1 \leq 7.0 \text{ ns}$
- $100 \leq t_2 < 500 \mu\text{s}$
- $t_3 < 15 \text{ ns}$

**Circuit Diagram:**

The circuit is a common-emitter BJT amplifier. The input signal  $V_{in}$  is applied to the base through a resistor  $R_B$ . The base is also connected to ground through a 51  $\Omega$  resistor. The collector is connected to  $V_{CC}$  through a resistor  $R_C$ . The emitter is connected to ground through a +4.0 V source. A diode is connected between the base and emitter, with the condition  $C_{jd} \ll C_{eb}$  noted. The output is taken from the collector and connected to a scope.

$T_J = 25^\circ\text{C}$   
 $V_{CC} = 200\text{ V}$   
 $I_C/I_B = 5.0$

$t_J = 25^\circ\text{C}$   
 $V_{CC} = 200\text{ V}$   
 $I_C/I_S = 5.0$

$I_C$ (AMPS)	$t_s$ ( $\mu\text{s}$ )	$t_r$ ( $\mu\text{s}$ )
0.02	2.2	1.8
0.03	2.1	1.2
0.05	2.0	0.8
0.1	1.9	0.4
0.2	1.7	0.25
0.3	1.5	0.18
0.5	1.2	0.12
1.0	0.8	0.1
2.0	0.6	0.15

**Test Circuit**

The circuit diagram shows an input signal entering through a 50  $\Omega$  resistor. This is followed by a 50  $\Omega$  load resistor connected to ground. The input signal is then applied to the grid of an MJE171 tube. The tube's base is connected to a 10V  $V_{BB1}$  source through a 150  $\Omega$   $R_{BB1}$  resistor. The tube's cathode is connected to ground through a 100  $\Omega$   $R_{BB2}$  resistor and a 10V  $V_{BB2}$  source. The tube's anode is connected to a 0.1  $\Omega$   $R_S$  resistor, which is then connected to a 100mH inductor. The inductor is connected to a 20V  $V_{CC}$  source. The output of the circuit is labeled  $V_{CE}$  Monitor. An  $I_C$  Monitor is connected to the cathode of the tube.



# MOTOROLA


# MJE5740 MJE5741 MJE5742

# 1.3

## NPN SILICON POWER DARLINGTON TRANSISTORS

The MJE5740, 41, 42 darlington transistors are designed for high-voltage power switching in inductive circuits. They are particularly suited for operation in applications such as:

- Small Engine Ignition
- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls



## MAXIMUM RATINGS


Rating	Symbol	MJE5740	MJE5741	MJE5742	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	300	350	400	Vdc
Collector-Emitter Voltage	$V_{CEV}$	600	700	800	Vdc
Emitter Base Voltage	$V_{EB}$	8			Vdc
Collector Current		8			Adc
— Continuous	$I_C$	8			
— Peak (1)	$I_{CM}$	16			
Base Current—Continuous	$I_B$	2.5			Adc
— Peak (1)	$I_{BM}$	5			
Total Power Dissipation	$P_D$	2			Watts
@ $T_A = 25^\circ\text{C}$		16			mW/°C
Derate above $25^\circ\text{C}$					
Total Power Dissipation	$P_D$	80			Watts
@ $T_C = 25^\circ\text{C}$		640			mW/°C
Derate above $25^\circ\text{C}$					
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150			°C

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.56	°C/W
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle  $\leq 10\%$ .



FIGURE 1 — POWER DERATING



8 AMPERE

## NPN SILICON POWER DARLINGTON TRANSISTORS

300, 350, 400 VOLTS  
80 WATTS



STYLE 1:  
PIN 1:  
2. BASE  
3. COLLECTOR  
4. EMITTER  
COLLECTOR

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.05	4.82	0.160	0.190
D	0.64	0.83	0.025	0.035
E	3.81	3.73	0.142	0.147
F	2.41	2.67	0.095	0.105
G	2.79	3.93	0.110	0.155
H	0.36	0.56	0.014	0.022
I	12.70	14.27	0.500	0.562
J	1.14	1.39	0.045	0.055
K	4.83	5.33	0.190	0.210
L	2.54	3.04	0.100	0.120
M	2.04	2.79	0.080	0.110
N	1.14	1.39	0.045	0.055
O	5.97	6.48	0.235	0.255
P	0.00	1.27	0.000	0.050
Q	1.14	—	0.045	—
R	—	2.03	—	0.080

CASE 221A-02  
TO-220AB

# MJE5740, MJE5741, MJE5742

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS (1)</b>					
Collector-Emitter Sustaining Voltage ( $I_C = 50\text{ mA}$ , $I_B = 0$ )	MJE5740 MJE5741 MJE5742 $V_{CE(sus)}$	300 350 400	— — —	— — —	Vdc
Collector Cutoff Current ( $V_{CE} = \text{Rated Value}$ , $V_{BE}(\text{off}) = 1.5\text{ Vdc}$ ) ( $V_{CE} = \text{Rated Value}$ , $V_{BE}(\text{off}) = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	— — —	— — —	1 5	mAdc
Emitter Cutoff Current ( $V_{EB} = 8\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	75	mAdc

## SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	$I_{S/b}$	See Figure 6
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 7

## ON CHARACTERISTICS (1)

DC Current Gain ( $I_C = 0.5\text{ Adc}$ , $V_{CE} = 5\text{ Vdc}$ ) ( $I_C = 4\text{ Adc}$ , $V_{CE} = 5\text{ Vdc}$ )	$h_{FE}$	50 200	100 400	— —	—
Collector-Emitter Saturation Voltage ( $I_C = 4\text{ Adc}$ , $I_B = 0.2\text{ Adc}$ ) ( $I_C = 8\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ ) ( $I_C = 4\text{ Adc}$ , $I_B = 0.2\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	2 3 2.2	Vdc
Base-Emitter Saturation Voltage ( $I_C = 4\text{ Adc}$ , $I_B = 0.2\text{ Adc}$ ) ( $I_C = 8\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ ) ( $I_C = 4\text{ Adc}$ , $I_B = 0.2\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— — —	— — —	2.5 3.5 2.4	Vdc
Diode Forward Voltage (2) ( $I_F = 5\text{ Adc}$ )	$V_f$	—	—	2.5	Vdc

## SWITCHING CHARACTERISTICS

Typical Resistive Load (Table 1)					
Delay Time	$V_{CC} = 250 \text{ Vdc}$ , $I_{C(pk)} = 6 \text{ A}$ $I_{B1} = I_{B2} = 0.25 \text{ A}$ , $t_p = 25 \mu\text{s}$ , Duty Cycle $\leq 1\%$	$t_d$	—	0.04	$\mu\text{s}$
Rise Time		$t_r$	—	0.5	$\mu\text{s}$
Storage Time		$t_s$	—	8.0	$\mu\text{s}$
Fall Time		$t_f$	—	2.0	$\mu\text{s}$
Inductive Load, Clamped (Table 1)					
Voltage Storage Time	$I_{C(pk)} = 6 \text{ A}$ , $V_{CE(pk)} = 250 \text{ Vdc}$ $I_{B1} = 0.06 \text{ A}$ , $V_{BE}(\text{off}) = 5 \text{ Vdc}$	$t_{sv}$	—	4.0	$\mu\text{s}$
Crossover Time		$t_c$	—	2.0	$\mu\text{s}$

(1) Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle  $\approx 2\%$ .

(2) The internal Collector-to-Emitter diode can eliminate the need for an external diode to clamp inductive loads. Tests have shown that the Forward Recovery Voltage ( $V_f$ ) of this diode is comparable to that of typical fast recovery rectifiers.

FIGURE 2 — INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 3 — DC CURRENT GAIN




TABLE 1 — TEST CONDITIONS FOR DYNAMIC PERFORMANCE

TEST CIRCUITS	REVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
	<p>Duty Cycle <math>\leq 10\%</math>  <math>t_r, t_f \leq 10</math> ns</p> <p>NOTE  PW and <math>V_{CC}</math> Adjusted for Desired <math>I_C</math>  <math>R_B</math> Adjusted for Desired <math>I_{B1}</math></p>	
CIRCUIT VALUES	<p>Coil Data:  Ferroxcube Core #6656  Full Bobbin (~16 Turns) #16</p> <p>GAP for 200 <math>\mu</math>H/20A  <math>L_{coil} = 200 \mu</math>H</p> <p><math>V_{CC} = 30</math> V  <math>V_{CE(pk)} = 250</math> Vdc  <math>I_{C(pk)} = 6</math> A</p>	<p><math>V_{CC} = 250</math> V  <math>D1 = 1N5820</math> or Equiv.</p>
TEST WAVEFORMS	<p>OUTPUT WAVEFORMS</p> <p><math>t_1</math> Adjusted to Obtain <math>I_C</math></p> $t_1 \approx \frac{L_{coil} (I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil} (I_{Cpk})}{V_{clamp}}$ <p>Test Equipment  Scope — Tektronix 475 or Equivalent</p>	<p><math>t_r, t_f &lt; 10</math> ns  Duty Cycle = 1.0%  <math>R_B</math> and <math>R_C</math> adjusted for desired <math>I_B</math> and <math>I_C</math></p>

## TYPICAL CHARACTERISTICS

FIGURE 4 — BASE-EMITTER VOLTAGE









FIGURE 5 — COLLECTOR SATURATION VOLTAGE



The Safe Operating Area figures shown in Figures 6 and 7 are specified ratings for these devices under the test conditions shown.



## RESISTIVE SWITCHING PERFORMANCE



## SAFE OPERATING AREA INFORMATION

### FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 6 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(\text{pk})$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 6 may be found at any case temperature by using the appropriate curve on Figure 1.

### REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 7 gives the complete RBSOA characteristics.



# MOTOROLA

# MJE5850 MJE5851 MJE5852

# 1.3

## Designers Data Sheet

### SWITCHMODE SERIES PNP SILICON POWER TRANSISTORS

The MJE5850, MJE5851 and the MJE5852 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

#### Fast Turn-Off Times


100 ns Inductive Fall Time @ 25°C (Typ)

125 ns Inductive Crossover Time @ 25°C (Typ)

Operating Temperature Range -65 to +150°C

#### 100°C Performance Specified for:

- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents



### MAXIMUM RATINGS

Rating	Symbol	MJE 5850	MJE 5851	MJE 5852	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	300	350	400	Vdc
Collector-Emitter Voltage	$V_{CEV}$	350	400	450	Vdc
Emitter Base Voltage	$V_{EB}$		6.0		Vdc
Collector Current — Continuous	$I_C$		8.0		Adc
Peak (1)	$I_{CM}$		16		
Base Current — Continuous	$I_B$		4.0		Adc
Peak (1)	$I_{BM}$		8.0		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$		80		Watts
Derate above 25°C			0.640		W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$		-65 to 150		°C

### THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.25	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle  $\leq 10\%$ .

8 AMPERE


### PNP SILICON POWER TRANSISTORS

300, 350, 400 VOLTS  
80 WATTS



### Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



STYLE 1  
PIN 1

- BASE
- COLLECTOR
- EMITTER
- COLLECTOR

NOTES  
1. DIMENSION N APPLIES TO ALL LEADS  
2. DIMENSION L APPLIES TO LEADS 1 AND 3

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	—	0.045	—
Z	—	2.03	—	0.080

CASE 221A 02  
TO-220AB



**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage ( $I_C = 10\text{ mA}$ , $I_B = 0$ )	MJE5850 MJE5851 MJE5852	$V_{CE(sus)}$ 300 350 400	— — —	— — —	Vdc
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )		$I_{CEV}$ — —	— — —	0.5 2.5	mAdc
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEV}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )		$I_{CER}$ —	—	3.0	mAdc
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )		$I_{EBO}$ —	—	1.0	mAdc

**SECOND BREAKDOWN**

Second Breakdown Collector Current with base forward biased Clamped Inductive SOA with base reverse biased	$I_{S/b}$ RBSOA	See Figure 12 See Figure 13
---	--------------------	--------------------------------

**\*ON CHARACTERISTICS**

DC Current Gain ( $I_C = 2.0\text{ Adc}$ , $V_{CE} = 5\text{ Vdc}$ ) ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 5\text{ Vdc}$ )	$h_{FE}$ 15 5	— — —	— — —	—
Collector-Emitter Saturation Voltage ( $I_C = 4.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 8.0\text{ Adc}$ , $I_B = 3.0\text{ Adc}$ ) ( $I_C = 4.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$ — — —	— — —	2.0 5.0 2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 4.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 4.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$ — —	— —	1.5 1.5	Vdc

**DYNAMIC CHARACTERISTICS**

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $f_c = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$ —	270	—	pF
--	---------------	-----	---	----

**SWITCHING CHARACTERISTICS**

Resistive Load (Table 1)					
Delay Time	(V <sub>CC</sub> = 250 Vdc, I <sub>C</sub> = 4.0 A, I <sub>B1</sub> = 1.0 A, t <sub>p</sub> = 50 μs, Duty Cycle ≤ 2%)	t <sub>d</sub>	—	0.025	0.1 μs
Rise Time		t <sub>r</sub>	—	0.100	0.5 μs
Storage Time		t <sub>s</sub>	—	0.60	2.0 μs
Fall Time		t <sub>f</sub>	—	0.11	0.5 μs
Inductive Load, Clamped (Table 1)					
Storage Time	(I <sub>CM</sub> = 4 A, V <sub>CEM</sub> = 250 V, I <sub>B1</sub> = 1.0 A, V <sub>BE(off)</sub> = 5 Vdc, T <sub>C</sub> = 100°C)	t <sub>sv</sub>	—	0.8	3.0 μs
Crossover Time		t <sub>c</sub>	—	0.4	1.5 μs
Fall Time		t <sub>fi</sub>	—	0.1	— μs
Storage Time		t <sub>sv</sub>	—	0.5	— μs
Crossover Time	(I <sub>CM</sub> = 4 A, V <sub>CEM</sub> = 250 V, I <sub>B1</sub> = 1.0 A, V <sub>BE(off)</sub> = 5 Vdc, T <sub>C</sub> = 25°C)	t <sub>c</sub>	—	0.125	— μs
Fall Time		t <sub>fi</sub>	—	0.1	— μs

\* Pulse Test: PW = 300  $\mu\text{s}$ , Duty Cycle  $\leq 2\%$

## TYPICAL ELECTRICAL CHARACTERISTICS

1.3

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION




FIGURE 6 – CAPACITANCE




TABLE 1 — TEST CONDITIONS FOR DYNAMIC PERFORMANCE







	V <sub>CE0</sub> (sus)	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>PW Varied to Attain <math>I_C = 100 \text{ mA}</math></p>	 <p>—V adjusted to obtain desired <math>I_{B1}</math> +V adjusted to obtain desired <math>V_{BE}(\text{off})</math></p>	 <p>TURN ON TIME <math>I_{B1}</math> adjusted to obtain the forced <math>h_{FE}</math> desired</p> <p>TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit</p>
CIRCUIT VALUES	$L_{\text{coil}} = 80 \text{ mH}$ $V_{CC} = 10 \text{ V}$ $R_{\text{coil}} = 0.7 \Omega$	$L_{\text{coil}} = 180 \mu\text{H}$ $R_{\text{coil}} = 0.05 \Omega$ $V_{CC} = 20 \text{ V}$ $V_{\text{clamp}} = 250 \text{ V}$ $R_B$ adjusted to attain $I_{B1}$	$V_{CC} = 250 \text{ V}$ $R_L = 62 \Omega$ Pulse Width = 10 $\mu\text{s}$
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p><math>t_1</math> Adjusted to Obtain <math>I_C</math></p> <p><math>t_1 = \frac{L_{\text{coil}}(I_{CM})}{V_{CC}}</math></p> <p><math>t_2 = \frac{L_{\text{coil}}(I_{CM})}{V_{\text{clamp}}}</math></p> <p>Test Equipment Scope - Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 — INDUCTIVE SWITCHING TIMES



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- $t_{SV}$  = Voltage Storage Time, 90%  $I_B$  to 10%  $V_{CEM}$
- $t_{RV}$  = Voltage Rise Time, 10—90%  $V_{CEM}$
- $t_{fi}$  = Current Fall Time, 90—10%  $I_{CM}$
- $t_{ti}$  = Current Tail, 10—2%  $I_{CM}$
- $t_c$  = Crossover Time, 10%  $V_{CEM}$  to 10%  $I_{CM}$

An enlarged portion of the inductive switching waveform

is shown in Figure 7 to aid on the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A:

$$P_{SWT} = 1/2 V_{CC} I_C t_c / f$$

In general,  $t_{RV} + t_{fi} = t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{SV}$ ) which are guaranteed at 100°C.

FIGURE 9 – TURN-ON SWITCHING TIMES




FIGURE 10 – TURN-OFF SWITCHING TIMES





FIGURE 11 – TYPICAL THERMAL RESPONSE [ $\theta_{JC}(t)$ ]



The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.

FIGURE 12 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA




FIGURE 13 — RBSOA, MAXIMUM REVERSE BIAS SAFE OPERATING AREA





FIGURE 14 PEAK REVERSE BASE CURRENT



## SAFE OPERATING AREA INFORMATION

### FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 12 is based on  $T_C = 25^\circ\text{C}$ ,  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 15.

$T_{J(pk)}$  may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

### REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the RBSOA characteristics.

FIGURE 15 — FORWARD BIAS POWER DERATING







# MOTOROLA

# MJE8500 MJE8501

# 1.3

## Designers Data Sheet

### SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

The MJE8500 and MJE8501 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

#### Fast Turn-Off Times

- 300 ns Inductive Fall Time — 25°C (Typ)
- 500 ns Inductive Crossover Time — 25°C (Typ)
- 900 ns Inductive Storage Time — 25°C (Typ)

Operating Temperature Range —65 to +125°C

100°C Performance Specified for:

- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents

#### MAXIMUM RATINGS

Rating	Symbol	MJE8500	MJE8501	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	700	800	Vdc
Collector-Emitter Voltage	$V_{CEV}$	1200	1400	Vdc
Emitter Base Voltage	$V_{EB}$	8.0	8.0	Vdc
Collector Current — Continuous	$I_C$	2.5	2.5	A dc
Peak (1)	$I_{CM}$	5.0	5.0	
Base Current — Continuous	$I_B$	2.0	2.0	A dc
Peak (1)	$I_{BM}$	4.0	4.0	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	65	65	Watts
@ $T_C = 100^\circ\text{C}$		17	17	
Derate above 25°C		0.65	0.65	W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +125		°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.54	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.



2.5 AMPERE

### NPN SILICON POWER TRANSISTORS

700 and 800 VOLTS  
65 WATTS

#### Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



DIM	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

STYLE 1  
PIN 1 BASE  
2 COLLECTOR  
3 EMITTER  
4 COLLECTOR

CASE 221A-02 TO-220



**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	MJE8500 MJE8501 $V_{CEO(sus)}$	700 800	—	—	Vdc
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	—	—	0.25 5.0	mAdc
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEV}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	5.0	mAdc
Emitter Cutoff Current ( $V_{EB} = 7.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mAdc
SECOND BREAKDOWN					
Second Breakdown Collector Current with base forward biased	$I_{S/b}$	See Figure 12			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13			
ON CHARACTERISTICS (1)					
DC Current Gain ( $I_C = 0.5\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	7.5	—	—	—
Collector-Emitter Saturation Voltage ( $I_C = 1.0\text{ Adc}$ , $I_B = 0.33\text{ Adc}$ ) ( $I_C = 2.5\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 1.0\text{ Adc}$ , $I_B = 0.33\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	2.0 5.0 3.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 1.0\text{ Adc}$ , $I_B = 0.33\text{ Adc}$ ) ( $I_C = 1.0\text{ Adc}$ , $I_B = 0.33\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc
DYNAMIC CHARACTERISTICS					
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	50	—	250	pF
SWITCHING CHARACTERISTICS					
Resistive Load (Table 1)					
Delay Time	$(V_{CC} = 500\text{ Vdc}$ , $I_C = 1.0\text{ A}$ , $I_{B1} = 0.33\text{ A}$ , $V_{BE(off)} = 5.0\text{ Vdc}$ , $t_p = 50\ \mu\text{s}$ , Duty Cycle $\leq 2.0\%$ )	$t_d$	—	0.045	0.20 $\mu\text{s}$
Rise Time		$t_r$	—	0.2	2.0 $\mu\text{s}$
Storage Time		$t_s$	—	1.0	4.0 $\mu\text{s}$
Fall Time		$t_f$	—	0.5	2.0 $\mu\text{s}$
Inductive Load, Clamped (Table 1)					
Storage Time	$(I_C = 1.0\text{ A (pk)}$ , $V_{clamp} = 500\text{ Vdc}$ , $I_{B1} = 0.33\text{ A}$ , $V_{BE(off)} = 5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$t_{sv}$	—	1.3	4.0 $\mu\text{s}$
Crossover Time		$t_c$	—	0.6	2.0 $\mu\text{s}$
Storage Time		$t_{sv}$	—	0.9	— $\mu\text{s}$
Crossover Time		$t_c$	—	0.5	— $\mu\text{s}$
Fall Time		$t_{fi}$	—	0.3	— $\mu\text{s}$

(1) Pulse Test: PW = 300  $\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION




FIGURE 6 — CAPACITANCE




FIGURE 7 - INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 - PEAK REVERSE BASE CURRENT



### TYPICAL RESISTIVE SWITCHING PERFORMANCE

FIGURE 9 - TURN - ON SWITCHING TIMES





FIGURE 10 - TURN - OFF SWITCHING TIMES



### SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{sv}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{CE} (pk)$

$t_{rv}$  = Voltage Rise Time, 10-90%  $V_{CE} (pk)$

$t_{fi}$  = Current Fall Time, 90-10%  $I_C$

$t_{ti}$  = Current Tail, 10-2%  $I_C$

$t_c$  = Crossover Time, 10%  $V_{CE} (pk)$  to 10%  $I_C$

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CE}(t_c) f$$

In general,  $t_{rv} + t_{fi} \approx t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{sv}$ ) which are guaranteed at 100°C.



FIGURE 12 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 13 – RBSOA, REVERSE BIAS SWITCHING SAFE OPERATING AREA





FIGURE 14 – POWER DERATING



## SAFE OPERATING AREA INFORMATION

### FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_J(pk)$  may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

### REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the complete RBSOA characteristics.



# MOTOROLA

# MJE8502 MJE8503

# 1.3

## Designers Data Sheet

### SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

The MJE8502 and MJE8503 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

#### Fall Turn-Off Times

- 150 ns Inductive Fall Time—25°C (Typ)
- 400 ns Inductive Crossover Time—25°C (Typ)
- 1200 ns Inductive Storage Time—25°C (Typ)

Operating Temperature Range —65 to +125°C

100°C Performance Specified for:

- Reverse-Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents

#### MAXIMUM RATINGS

Rating	Symbol	MJE8502	MJE8503	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	700	800	Vdc
Collector-Emitter Voltage	$V_{CEV}$	1200	1400	Vdc
Emitter Base Voltage	$V_{EB}$	8.0	8.0	Vdc
Collector Current — Continuous	$I_C$	5.0	5.0	Adc
Peak (1)	$I_{CM}$	10	10	
Base Current — Continuous	$I_B$	4.0	4.0	Adc
Peak (1)	$I_{BM}$	8.0	8.0	
Total Power Dissipation @ $T_C = 25^\circ C$	$P_D$	80	80	Watts
@ $T_C = 100^\circ C$		21	21	
Derate above 25°C		0.80	0.80	W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +125		°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.25	°C/W
Maximum Lead Temperature for Soldering	$T_L$	275	°C
Purposes: 1/8" from Case for 5 Seconds			

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.



5.0 AMPERE

### NPN SILICON POWER TRANSISTORS

700 and 800 VOLTS  
80 WATTS

#### Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



DIM	MILLIMETERS			INCHES		
	MIN	MAX		MIN	MAX	
A	14.60	15.75		0.575	0.620	
B	9.65	10.29		0.380	0.405	
C	4.06	4.82		0.160	0.190	
D	0.64	0.89		0.025	0.035	
E	3.61	3.73		0.142	0.147	
F	2.41	2.67		0.095	0.105	
G	2.73	3.33		0.110	0.155	
H	0.36	0.66		0.014	0.022	
J	12.70	14.27		0.500	0.562	
K	1.14	1.39		0.045	0.055	
L	4.83	5.33		0.190	0.210	
M	2.54	3.04		0.100	0.120	
N	2.04	2.79		0.080	0.110	
P	1.14	1.39		0.045	0.055	
Q	5.97	6.48		0.235	0.255	
R	0.00	1.27		0.000	0.050	
S	1.14	-		0.045	-	
T	-	2.03		-	0.080	

STYLE 1:  
PIN 1. BASE  
2. COLLECTOR  
3. EMITTER  
4. COLLECTOR

CASE 221A-02 TO-220



**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	MJE8502 MJE8503 $V_{CE(sus)}$	700 800		—	Vdc
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	— —	— —	0.25 5.0	mA
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEV}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	5.0	mA
Emitter Cutoff Current ( $V_{EB} = 7.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mA
SECOND BREAKDOWN					
Second Breakdown Collector Current with base forward biased	$I_{S/b}$	See Figure 12			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13			
ON CHARACTERISTICS (1)					
DC Current Gain ( $I_C = 1.0\text{ A}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	7.5		—	
Collector-Emitter Saturation Voltage ( $I_C = 2.5\text{ A}$ , $I_B = 1.0\text{ A}$ ) ( $I_C = 5.0\text{ A}$ , $I_B = 2.0\text{ A}$ ) ( $I_C = 2.5\text{ A}$ , $I_B = 1.0\text{ A}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	2.0 5.0 3.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 2.5\text{ A}$ , $I_B = 1.0\text{ A}$ ) ( $I_C = 2.5\text{ A}$ , $I_B = 1.0\text{ A}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc
DYNAMIC CHARACTERISTICS					
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	60		300	pF
SWITCHING CHARACTERISTICS					
Resistive Load (Table 1)					
Delay Time	$(V_{CC} = 500\text{ A}$ , $I_C = 2.5\text{ A}$ , $I_{B1} = 1.0\text{ A}$ , $V_{BE(off)} = 5.0\text{ Vdc}$ , $t_p = 50\ \mu\text{s}$ , Duty Cycle $\leq 2.0\%$ )	$t_d$	—	0.040	$\mu\text{s}$
Rise Time		$t_r$	—	0.125	$\mu\text{s}$
Storage Time		$t_s$	—	1.2	$\mu\text{s}$
Fall Time		$t_f$	—	0.65	$\mu\text{s}$
Inductive Load, Clamped (Table 1)					
Storage Time	$(I_C = 2.5\text{ A(pk)}$ , $V_{clamp} = 500\text{ Vdc}$ , $I_{B1} = 1.0\text{ A}$ , $V_{BE(off)} = 5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$t_{sv}$	—	1.6	$\mu\text{s}$
Crossover Time		$t_c$	—	0.60	$\mu\text{s}$
Storage Time		$t_{sv}$	—	1.2	$\mu\text{s}$
Crossover Time		$t_c$	—	0.4	$\mu\text{s}$
Fall Time	$(I_C = 2.5\text{ A(pk)}$ , $V_{clamp} = 500\text{ Vdc}$ , $I_{B1} = 1.0\text{ A}$ , $V_{BE(off)} = 5\text{ Vdc}$ , $T_C = 25^\circ\text{C}$ )	$t_{fi}$	—	0.15	$\mu\text{s}$

(1) Pulse Test: PW - 300  $\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION REGION




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION




FIGURE 6 – CAPACITANCE




FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 – PEAK REVERSE BASE CURRENT



# TYPICAL RESISTIVE SWITCHING PERFORMANCE

FIGURE 9 – TURN-ON SWITCHING TIMES





FIGURE 10 – TURN-OFF SWITCHING TIMES



In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{sv}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{CE(pk)}$

$t_{rv}$  = Voltage Rise Time, 10–90%  $V_{CE(pk)}$

$t_{fi}$  = Current Fall Time, 90–10%  $I_C$

$t_{ti}$  = Current Tail, 10–2%  $I_C$

$t_c$  = Crossover Time, 10%  $V_{CE(pk)}$  to 10%  $I_C$

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general,  $t_{rv} + t_{fi} \approx t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{sv}$ ) which are guaranteed at 100°C.

TABLE 1 — TEST CONDITIONS FOR DYNAMIC PERFORMANCE







	$V_{CE0}(sus)$	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>PW Varied to Attain <math>I_C = 100</math> mA</p>	 <p>All Diodes — 1N4934 All NPN — MJE200 All PNP — MJE210</p> <p>Adjust <math>R_1</math> to obtain <math>I_{B1}</math> For switching and <math>R_{BSOA}</math>, <math>R_2 = 0</math> For <math>BV_{CE0}(sus)</math>, <math>R_2 = \infty</math></p>	 <p>TURN ON TIME <math>I_{B1}</math> adjusted to obtain the forced <math>h_{FE}</math> desired</p> <p>TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit</p>
CIRCUIT VALUES	$L_{coil} = 80$ mH $V_{CC} = 10$ V $R_{coil} = 0.7 \Omega$	$L_{coil} = 180 \mu H$ $R_{coil} = 0.05 \Omega$ $V_{CC} = 20$ V $V_{clamp} = 500$ V	$V_{CC} = 500$ V $R_L = 200 \Omega$ Pulse Width = 10 $\mu s$
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> 	<p>OUTPUT WAVEFORMS</p>  <p><math>t_1</math> Adjusted to Obtain <math>I_C</math></p> $t_1 \approx \frac{L_{coil}(I_{C(pk)})}{V_{CC}}$ $t_2 \approx \frac{L_{coil}(I_{C(pk)})}{V_{clamp}}$ <p>Test Equipment Scope — Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

FIGURE 11 — THERMAL RESPONSE




FIGURE 12 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 13 – RBSOA, REVERSE BIAS SWITCHING SAFE OPERATING AREA





FIGURE 14 – POWER DERATING



## SAFE OPERATING AREA INFORMATION

### FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_J(pk)$  may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

### REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the complete RBSOA characteristics.

1.3

- Collector-Emitter Voltage –  $V_{CEX} = 1500$  Volts
- Glassivated Base-Collector Junction
- Switching Times with Inductive Loads –  
 $t_f = 0.65 \mu s$  (Typ) @  $I_C = 2.0$  A

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	750	Vdc
Collector-Emitter Voltage	$V_{CEX}$	1500	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0	Vdc
Collector Current – Continuous	$I_C$	2.5	Adc
Base Current – Continuous	$I_B$	2.0	Adc
Emitter Current – Continuous	$I_E$	4.5	Adc
Total Power Dissipation @ $T_C = 25^{\circ}C$ Derate above $25^{\circ}C$	$P_D$	65 0.65	Watts W/ $^{\circ}C$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +125	$^{\circ}C$



## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.54	$^{\circ}\text{C/W}$

2.5 AMPERE

NPN SILICON  
POWER TRANSISTOR

1500 VOLTS  
65 WATTS




STYLE 1:  
PIN 1 BASE  
2. COLLECTOR  
3. EMITTER  
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
O	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

CASE 221A-02  
TO-220AB

FIGURE 1 – TEST CIRCUIT



DRIVER TRANSFORMER (T1)

Motorola part number 25D68782A-05-1/4" laminate "E" iron core. Primary Inductance - 39 mH. Secondary Inductance - 22 mH. Leakage Inductance with primary shorted - 2.0  $\mu$ H. Primary 260 turns #28 AWG enamel wire, Secondary 17 turns, #22 AWG enamel wire.



ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS (1)</b>					
Collector-Emitter Sustaining Voltage ( $I_C = 50 \text{ mAdc}$ , $I_B = 0$ )	$V_{CE(sus)}$	750	—	—	Vdc
Collector Cutoff Current ( $V_{CE} = 1500 \text{ Vdc}$ , $V_{BE} = 0$ )	$I_{CES}$	—	—	1.0	mAdc
Emitter Cutoff Current ( $V_{BE} = 5.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	0.1	mAdc
<b>ON CHARACTERISTICS (1)</b>					
Collector-Emitter Saturation Voltage ( $I_C = 2.0 \text{ Adc}$ , $I_B = 1.8 \text{ Adc}$ )	$V_{CE(sat)}$	—	—	5.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 2.0 \text{ Adc}$ , $I_B = 1.8 \text{ Adc}$ )	$V_{BE(sat)}$	—	—	1.5	Vdc
<b>DYNAMIC CHARACTERISTICS</b>					
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 0.1 \text{ MHz}$ )	$C_{ob}$	—	50	—	pF
Current Gain — Bandwidth Product (1) ( $I_C = 0.1 \text{ Adc}$ , $V_{CE} = 5.0 \text{ Vdc}$ , $f_{test} = 1.0 \text{ MHz}$ )	$f_T$	—	4.0	—	MHz
<b>SWITCHING CHARACTERISTICS</b>					
Fall Time ( $I_C = 2.0 \text{ Adc}$ , $I_{B1} = 1.0 \text{ Adc}$ , $L_B = 12 \mu\text{H}$ )	$t_f$	—	0.65	1.0	$\mu\text{s}$

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle = 2%.

FIGURE 2 — DC CURRENT GAIN




FIGURE 3 — "ON" VOLTAGE





FIGURE 4 — SAFE OPERATING AREA





# MOTOROLA

# MJE13002 MJE13003

# 1.3

## Designers Data Sheet

### SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

These devices are designed for high-voltage, high-speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220 V SWITCHMODE applications such as Switching Regulators, Inverters, Motor Controls, Solenoid/Relay drivers and Deflection circuits.

#### SPECIFICATION FEATURES:

- Reverse Biased SOA with Inductive Loads @  $T_C = 100^\circ\text{C}$
- Inductive Switching Matrix 0.5 to 1.5 Amp, 25 and  $100^\circ\text{C}$   
...  $t_C$  @ 1 A,  $100^\circ\text{C}$  is 290 ns (Typ).
- 700 V Blocking Capability
- SOA and Switching Applications Information.

#### MAXIMUM RATINGS

Rating	Symbol	MJE13002	MJE13003	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	300	400	Vdc
Collector-Emitter Voltage	$V_{CEV}$	600	700	Vdc
Emitter Base Voltage	$V_{EBV}$		9	Vdc
Collector Current — Continuous	$I_C$	1.5		Adc
— Peak (1)	$I_{CM}$	3		
Base Current — Continuous	$I_B$	0.75		Adc
— Peak (1)	$I_{BM}$	1.5		
Emitter Current — Continuous	$I_E$	2.25		Adc
— Peak (1)	$I_{EM}$	4.5		
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.4		Watts
Derate above $25^\circ\text{C}$		11.2		mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	40		Watts
Derate above $25^\circ\text{C}$		320		mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150		$^\circ\text{C}$

#### THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.12	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	89	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	$^\circ\text{C}$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle  $\leq 10\%$ .


#### Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

1.5 AMPERE  
NPN SILICON  
POWER TRANSISTORS  
300 and 400 VOLTS  
40 WATTS



CASE 77-04  
TO-126



STYLE 3  
PIN 1. BASE  
2. COLLECTOR  
3. EMITTER

	MILLIMETERS			INCHES		
DIM	MIN	MAX	MIN	MAX		
A	10.80	11.05	0.425	0.435		
B	7.63	7.75	0.299	0.305		
C	2.41	2.67	0.095	0.105		
D	0.51	0.66	0.020	0.026		
F	2.92	3.18	0.115	0.125		
G	2.31	2.45	0.091	0.097		
H	1.27	2.41	0.050	0.095		
J	0.98	0.64	0.019	0.025		
K	15.11	16.64	0.595	0.655		
M	30 TYP					
Q	3.76	4.01	0.148	0.158		
R	1.14	1.40	0.045	0.055		
S	0.64	0.89	0.025	0.035		
U	2.65	2.94	0.104	0.115		
V	1.02		0.040			

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

**OFF CHARACTERISTICS (1)**

Collector-Emitter Sustaining Voltage ( $I_C = 10\text{ mA}$ , $I_B = 0$ )	MJE13002 MJE13003	$V_{CEO(sus)}$	300 400	— —	Vdc
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )		$I_{CEV}$	— —	1 5	mAdc
Emitter Cutoff Current ( $V_{EB} = 9\text{ Vdc}$ , $I_C = 0$ )		$I_{EBO}$	—	1	mAdc

**SECOND BREAKDOWN**

Second Breakdown Collector Current with base forward biased	$I_{S/b}$	See Figure 11	
Clamped Inductive SOA with base reverse biased	RBSOA	See Figure 12	

**ON CHARACTERISTICS (1)**

DC Current Gain ( $I_C = 0.5\text{ Adc}$ , $V_{CE} = 2\text{ Vdc}$ ) ( $I_C = 1\text{ Adc}$ , $V_{CE} = 2\text{ Vdc}$ )	$h_{FE}$	8 5	— —	40 25	—
Collector-Emitter Saturation Voltage ( $I_C = 0.5\text{ Adc}$ , $I_B = 0.1\text{ Adc}$ ) ( $I_C = 1\text{ Adc}$ , $I_B = 0.25\text{ Adc}$ ) ( $I_C = 1.5\text{ Adc}$ , $I_B = 0.5\text{ Adc}$ ) ( $I_C = 1\text{ Adc}$ , $I_B = 0.25\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — — —	— — — —	0.5 1 3 1	Vdc
Base-Emitter Saturation Voltage ( $I_C = 0.5\text{ Adc}$ , $I_B = 0.1\text{ Adc}$ ) ( $I_C = 1\text{ Adc}$ , $I_B = 0.25\text{ Adc}$ ) ( $I_C = 1\text{ Adc}$ , $I_B = 0.25\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— — —	— — —	1 1.2 1.1	Vdc

**DYNAMIC CHARACTERISTICS**

Current-Gain – Bandwidth Product ( $I_C = 100\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1\text{ MHz}$ )	$f_T$	4	10	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 0.1\text{ MHz}$ )	$C_{ob}$	—	21	—	pF

**SWITCHING CHARACTERISTICS**

Resistive Load (Table 1)					
Delay Time	$(V_{CC} = 125\text{ Vdc}$ , $I_C = 1\text{ A}$ ,	$t_d$	—	0.05	0.1 $\mu\text{s}$
Rise Time	$I_{B1} = I_{B2} = 0.2\text{ A}$ , $t_p = 25\text{ }\mu\text{s}$ ,	$t_r$	—	0.5	1 $\mu\text{s}$
Storage Time	Duty Cycle $\leq 1\%$ )	$t_s$	—	2	4 $\mu\text{s}$
Fall Time		$t_f$	—	0.4	0.7 $\mu\text{s}$
Inductive Load, Clamped (Table 1, Figure 13)					
Storage Time	$(I_C = 1\text{ A}$ , $V_{clamp} = 300\text{ Vdc}$ ,	$t_{sv}$	—	1.7	4 $\mu\text{s}$
Crossover Time	$I_{B1} = 0.2\text{ A}$ , $V_{BE(off)} = 5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$t_c$	—	0.29	0.75 $\mu\text{s}$
Fall Time		$t_{fi}$	—	0.15	— $\mu\text{s}$

(1) Pulse Test:  $PW = 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — BASE-EMITTER VOLTAGE




FIGURE 4 — COLLECTOR-EMITTER SATURATION REGION




FIGURE 5 — COLLECTOR CUTOFF REGION




FIGURE 6 — CAPACITANCE




TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

REVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING		RESISTIVE SWITCHING
TEST CIRCUITS	<p>Duty Cycle <math>\leq 10\%</math>  <math>t_r, t_f &lt; 10 \text{ ns}</math></p> <p>NOTE  PW and <math>V_{CC}</math> Adjusted for Desired <math>I_C</math>  <math>R_B</math> Adjusted for Desired <math>I_B</math></p>	<p>*Selected for <math>&gt; 1 \text{ kV}</math></p>
CIRCUIT VALUES	<p>Coil Data:  Ferroxcube Core #6656  Full Bobbin (~200 Turns) #20</p> <p>GAP for 30 mH/2A  <math>L_{\text{coil}} = 50 \text{ mH}</math></p> <p><math>V_{CC} = 20 \text{ V}</math>  <math>V_{\text{clamp}} = 300 \text{ Vdc}</math></p>	<p><math>V_{CC} = 125 \text{ V}</math>  <math>R_C = 125 \Omega</math>  <math>D1 = 1\text{N}5820 \text{ or Equivalent}</math>  <math>R_B = 47 \Omega</math></p>
TEST WAVEFORMS	<p>OUTPUT WAVEFORMS</p> <p><math>t_1</math> Adjusted to Obtain <math>I_C</math></p> <p><math>t_2</math> Adjusted to Obtain <math>I_B</math></p> <p>Test Equipment  Scope: Tektronics 475 or Equivalent</p> <p><math>t_1 \approx \frac{L_{\text{coil}} (I_{Cpk})}{V_{CC}}</math>  <math>t_2 \approx \frac{L_{\text{coil}} (I_{Cpk})}{V_{\text{clamp}}}</math></p>	<p><math>t_r, t_f &lt; 10 \text{ ns}</math>  Duty Cycle = 1.0%  <math>R_B</math> and <math>R_C</math> adjusted for desired <math>I_B</math> and <math>I_C</math></p>

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS




TABLE 2 – TYPICAL INDUCTIVE SWITCHING PERFORMANCE

I <sub>C</sub> AMP	T <sub>C</sub> °C	t <sub>SV</sub> μS	t <sub>rv</sub> μS	t <sub>fi</sub> μS	t <sub>ri</sub> μS	t <sub>c</sub> μS
0.5	25	1.3	0.23	0.30	0.35	0.30
	100	1.6	0.26	0.30	0.40	0.36
1	25	1.5	0.10	0.14	0.05	0.16
	100	1.7	0.13	0.26	0.06	0.29
1.5	25	1.8	0.07	0.10	0.05	0.16
	100	3	0.08	0.22	0.08	0.28

NOTE: All Data Recorded in the Inductive Switching Circuit in Table 1

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- $t_{SV}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{clamp}$
  - $t_{RV}$  = Voltage Rise Time, 10–90%  $V_{clamp}$
  - $t_{fi}$  = Current Fall Time, 90–10%  $I_C$
  - $t_{ti}$  = Current Tail, 10–2%  $I_C$
  - $t_C$  = Crossover Time, 10%  $V_{clamp}$  to 10%  $I_C$
- An enlarged portion of the inductive switching waveforms

is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_C) f$$

In general,  $t_{RV} + t_{fi} \approx t_C$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_C$  and  $t_{SV}$ ) which are guaranteed at 100°C.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 8 – TURN-ON TIME




FIGURE 9 – TURN-OFF TIME





FIGURE 10 – THERMAL RESPONSE





The Safe Operating Area figures shown in Figures 11 and 12 are specified ratings for these devices under the test conditions shown.

FIGURE 11 — FORWARD BIAS SAFE OPERATION AREA




FIGURE 12 — REVERSE BIAS SAFE OPERATION AREA





FIGURE 13 — FORWARD BIAS POWER DERATING



## SAFE OPERATING AREA INFORMATION

### FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(\text{pk})$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

$T_J(\text{pk})$  may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

### REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives RBSOA characteristics.



# MOTOROLA

# MJE13004 MJE13005

# 1.3

## Designers Data Sheet

### SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

These devices are designed for high-voltage, high-speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220 V SWITCHMODE applications such as Switching Regulator's, Inverters, Motor Controls, Solenoid/Relay drivers and Deflection circuits.

#### SPECIFICATION FEATURES:

- $V_{CE(sus)}$  400 V and 300 V
- Reverse Bias SOA with Inductive Loads @  $T_C = 100^\circ\text{C}$
- Inductive Switching Matrix 2 to 4 Amp, 25 and 100 $\mu\text{s}$   
...  $t_C$  @ 3A, 100 $\mu\text{s}$  is 180 ns (Typ)
- 700 V Blocking Capability
- SOA and Switching Applications Information.

#### MAXIMUM RATINGS

Rating	Symbol	MJE13004	MJE13005	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	300	400	Vdc
Collector-Emitter Voltage	$V_{CEV}$	600	700	Vdc
Emitter Base Voltage	$V_{EBO}$		9	Vdc
Collector Current — Continuous	$I_C$		4	Adc
— Peak (1)	$I_{CM}$		8	
Base Current — Continuous	$I_B$		2	Adc
— Peak (1)	$I_{BM}$		4	
Emitter Current — Continuous	$I_E$		6	Adc
— Peak (1)	$I_{EM}$		12	
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$		2	Watts
Derate above $25^\circ\text{C}$			16	mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$		75	Watts
Derate above $25^\circ\text{C}$			600	mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150		$^\circ\text{C}$

#### THERMAL CHARACTERISTICS



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.67	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	$^\circ\text{C}$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle  $\leq 10\%$ .

#### Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

4 AMPERE  
NPN SILICON  
POWER TRANSISTORS  
300 and 400 VOLTS  
75 WATTS



STYLE 1:  
PIN 1 BASE  
2 COLLECTOR  
3 EMITTER  
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	—	0.045	—
Z	—	2.03	—	0.080

CASE 221A-02  
TO-220AB

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

## \*OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage ( $I_C = 10\text{ mA}$ , $I_B = 0$ )	MJE13004 MJE13005	$V_{CE(sus)}$	300 400	— —	— —	Vdc
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )		$I_{CEV}$	— —	— —	1 5	mAdc
Emitter Cutoff Current ( $V_{EB} = 9\text{ Vdc}$ , $I_C = 0$ )		$I_{EBO}$	—	—	1	mAdc

## SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	$I_{S/b}$	See Figure 11
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 12

## \*ON CHARACTERISTICS

DC Current Gain ( $I_C = 1\text{ Adc}$ , $V_{CE} = 5\text{ Vdc}$ ) ( $I_C = 2\text{ Adc}$ , $V_{CE} = 5\text{ Vdc}$ )	$h_{FE}$	10 8	— —	60 40	—
Collector-Emitter Saturation Voltage ( $I_C = 1\text{ Adc}$ , $I_B = 0.2\text{ Adc}$ ) ( $I_C = 2\text{ Adc}$ , $I_B = 0.5\text{ Adc}$ ) ( $I_C = 4\text{ Adc}$ , $I_B = 1\text{ Adc}$ ) ( $I_C = 2\text{ Adc}$ , $I_B = 0.5\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — — —	— — — —	0.5 0.6 1 1	Vdc
Base-Emitter Saturation Voltage ( $I_C = 1\text{ Adc}$ , $I_B = 0.2\text{ Adc}$ ) ( $I_C = 2\text{ Adc}$ , $I_B = 0.5\text{ Adc}$ ) ( $I_C = 2\text{ Adc}$ , $I_B = 0.5\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— — —	— — —	1.2 1.6 1.5	Vdc

## DYNAMIC CHARACTERISTICS

Current-Gain — Bandwidth Product ( $I_C = 500\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1\text{ MHz}$ )	$f_T$	4	—	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 0.1\text{ MHz}$ )	$C_{ob}$	—	65	—	pF

## SWITCHING CHARACTERISTICS

Resistive Load (Table 2)					
Delay Time	( $V_{CC} = 125\text{ Vdc}$ , $I_C = 2\text{ A}$ , $I_{B1} = I_{B2} = 0.4\text{ A}$ , $t_p = 25\text{ }\mu\text{s}$ ,	$t_d$	—	0.025	0.1 $\mu\text{s}$
Rise Time		$t_r$	—	0.3	0.7 $\mu\text{s}$
Storage Time	Duty Cycle $\leq 1\%$	$t_s$	—	1.7	4 $\mu\text{s}$
Fall Time		$t_f$	—	0.4	0.9 $\mu\text{s}$
Inductive Load, Clamped (Table 2, Figure 13)					
Voltage Storage Time	( $I_C = 2\text{ A}$ , $V_{clamp} = 300\text{ Vdc}$ , $I_{B1} = 0.4\text{ A}$ , $V_{BE(off)} = 5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$t_{sv}$	—	0.9	4 $\mu\text{s}$
Crossover Time		$t_c$	—	0.32	0.9 $\mu\text{s}$
Fall Time		$t_{fi}$	—	0.16	— $\mu\text{s}$

\*Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle = 2%.

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – BASE-EMITTER VOLTAGE




FIGURE 4 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION




FIGURE 6 – CAPACITANCE




FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS




TABLE 1 — TYPICAL INDUCTIVE SWITCHING PERFORMANCE

IC AMP	TC °C	tsv ns	trv ns	tfi ns	tti ns	tc ns
2	25	600	70	100	80	180
	100	900	110	240	130	320
3	25	650	60	140	60	200
	100	950	100	330	100	350
4	25	550	70	160	100	220
	100	850	110	350	160	390

NOTE: All Data recorded in the Inductive Switching Circuit in Table 2.

## SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{sv}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{clamp}$

$t_{rv}$  = Voltage Rise Time, 10–90%  $V_{clamp}$

$t_{fi}$  = Current Fall Time, 90–10%  $I_C$

$t_{ti}$  = Current Tail, 10–2%  $I_C$

$t_c$  = Crossover Time, 10%  $V_{clamp}$  to 10%  $I_C$

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general,  $t_{rv} + t_{fi} \approx t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{sv}$ ) which are guaranteed at 100°C.

## RESISTIVE SWITCHING PERFORMANCE

FIGURE 8 — TURN-ON TIME





FIGURE 9 — TURN-OFF TIME



## REVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING

1-885



The Safe Operating Area Figures 11 and 12 are specified ratings for these devices under the test conditions shown.

FIGURE 11 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 12 – REVERSE BIAS SWITCHING SAFE OPERATING AREA





FIGURE 13 – FORWARD BIAS POWER DERATING



## SAFE OPERATING AREA INFORMATION

## FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on  $T_C = 25^\circ\text{C}$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

$T_{J(pk)}$  may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives the complete RBSOA characteristics.



# MOTOROLA

# MJE13006 MJE13007

# 1.3

## Designers Data Sheet


### SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

The MJE13006 and MJE13007 are designed for high-voltage, high-speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220 V switch-mode applications such as Switching Regulators, Inverters, Motor Controls, Solenoid/Relay drivers and Deflection circuits.

#### SPECIFICATION FEATURES:

- $V_{CE(sus)}$  400 V and 300 V
- Reverse Bias SOA with Inductive Loads @  $T_C = 100^\circ\text{C}$
- Inductive Switching Matrix 3 to 8 Amp, 25 and  $100^\circ\text{C}$   
...  $t_C$  @ 5A,  $100^\circ\text{C}$  is 136 ns (Typ).
- 700 V Blocking Capability
- SOA and Switching Applications Information.

8 AMPERE  
NPN SILICON  
POWER TRANSISTORS  
300 and 400 VOLTS  
80 WATTS



#### Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.


#### MAXIMUM RATINGS

Rating	Symbol	MJE13006	MJE13007	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	300	400	Vdc
Collector-Emitter Voltage	$V_{CEV}$	600	700	Vdc
Emitter Base Voltage	$V_{EBO}$	9		Vdc
Collector Current — Continuous	$I_C$	8		Adc
— Peak (1)	$I_{CM}$	16		
Base Current — Continuous	$I_B$	4		Adc
— Peak (1)	$I_{BM}$	8		
Emitter Current — Continuous	$I_E$	12		Adc
— Peak (1)	$I_{EM}$	24		
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	2		Watts
Derate above $25^\circ\text{C}$		16		mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	80		Watts
Derate above $25^\circ\text{C}$		640		mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150		$^\circ\text{C}$

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.56	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	$^\circ\text{C}$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle < 10%.



STYLE 1

- PIN 1. BASE
- COLLECTOR
- EMITTER
- COLLECTOR

NOTES

- DIMENSION H APPLIES TO ALL LEADS
- DIMENSION L APPLIES TO LEADS 1 AND 3

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.25	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	—	0.045	—
Z	—	2.03	—	0.080

CASE 221A-02  
TO-220AB

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

## \*OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage ( $I_C = 10\text{ mA}$ , $I_B = 0$ )	MJE13006 MJE13007	$V_{CE(sus)}$	300 400	— —	Vdc
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )		$I_{CEV}$	— —	— 5	mAdc
Emitter Cutoff Current ( $V_{EB} = 9\text{ Vdc}$ , $I_C = 0$ )		$I_{EBO}$	—	1	mAdc

## SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	$I_{S/b}$	See Figure 1
Clamped Inductive SOA with Base Reverse Biased	—	See Figure 2

## \*ON CHARACTERISTICS

DC Current Gain ( $I_C = 2\text{ Adc}$ , $V_{CE} = 5\text{ Vdc}$ ) ( $I_C = 5\text{ Adc}$ , $V_{CE} = 5\text{ Vdc}$ )	$h_{FE}$	8 5	— —	60 30	—
Collector-Emitter Saturation Voltage ( $I_C = 2\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ ) ( $I_C = 5\text{ Adc}$ , $I_B = 1\text{ Adc}$ ) ( $I_C = 8\text{ Adc}$ , $I_B = 2\text{ Adc}$ ) ( $I_C = 5\text{ Adc}$ , $I_B = 1\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — — —	— — — —	1 2 3 3	Vdc
Base-Emitter Saturation Voltage ( $I_C = 2\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ ) ( $I_C = 5\text{ Adc}$ , $I_B = 1\text{ Adc}$ ) ( $I_C = 5\text{ Adc}$ , $I_B = 1\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— — —	— — —	1.2 1.6 1.5	Vdc

## DYNAMIC CHARACTERISTICS


Current-Gain – Bandwidth Product ( $I_C = 500\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1\text{ MHz}$ )	$f_T$	4	—	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 0.1\text{ MHz}$ )	$C_{ob}$	—	110	—	pF

## SWITCHING CHARACTERISTICS

Resistive Load (Table 1)						
Delay Time	$(V_{CC} = 125\text{ Vdc}, I_C = 5\text{ A},$ $I_{B1} = I_{B2} = 1\text{ A}, t_p = 25\text{ }\mu\text{s},$ Duty Cycle $\leq 1\%$ )	$t_d$	—	0.05	0.1	$\mu\text{s}$
Rise Time		$t_r$	—	0.8	1.5	$\mu\text{s}$
Storage Time		$t_s$	—	1	3	$\mu\text{s}$
Fall Time		$t_f$	—	0.15	0.7	$\mu\text{s}$
Inductive Load, Clamped (Table 1, Figure 13)						
Voltage Storage Time	$(I_C = 5\text{ A}, V_{clamp} = 300\text{ Vdc},$ $I_{B1} = 1\text{ A}, V_{BE(off)} = 5\text{ Vdc}, T_C = 100^\circ\text{C})$	$t_{ev}$	—	0.86	2.3	$\mu\text{s}$
Crossover Time		$t_c$	—	0.14	0.7	$\mu\text{s}$

\*Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle = 2%.

FIGURE 1 – FORWARD BIAS SAFE OPERATING AREA



The Safe Operating Area figures shown in Figures 1 and 2 are specified ratings for these devices under the test conditions shown.

FIGURE 2 – REVERSE BIAS SWITCHING SAFE OPERATING AREA





FIGURE 3 – FORWARD BIAS POWER DERATING




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(\text{pk})$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 1 may be found at any case temperature by using the appropriate curve on Figure 3.

$T_J(\text{pk})$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

Use of reverse biased safe operating area data (Figure 2) is discussed in the applications information section.

FIGURE 4 – TYPICAL THERMAL RESPONSE [ $Z_{\theta JC}(t)$ ]



1.3

FIGURE 5 – DC CURRENT GAIN




FIGURE 6 – COLLECTOR SATURATION REGION




FIGURE 7 – BASE-EMITTER SATURATION VOLTAGE




FIGURE 8 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 9 – COLLECTOR CUTOFF REGION




FIGURE 10 – CAPACITANCE










TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

REVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING			RESISTIVE SWITCHING
TEST CIRCUITS	 <p>Duty Cycle &lt; 10% <math>t_r, t_f &lt; 10 \text{ ns}</math></p> <p>NOTE PW and <math>V_{CC}</math> Adjusted for Desired <math>I_C</math> <math>R_B</math> Adjusted for Desired <math>I_{B1}</math></p>		 <p>+125 V <math>R_C</math> Scope <math>R_B</math> TUT D1 -4.0 V</p> <p>*Selected for &gt; 1 kV</p>
CIRCUIT VALUES	Coil Data: Ferroxcube Core #6656 Full Bobbin (~16 Turns) #16	GAP for 200 $\mu\text{H}/20\text{A}$ $L_{\text{coil}} = 200 \mu\text{H}$	$V_{CC} = 20 \text{ V}$ $V_{\text{clamp}} = 300 \text{ V}$
TEST WAVEFORMS	<p>OUTPUT WAVEFORMS</p>  <p><math>t_1</math> Clamped <math>t_f</math> Unclamped <math>\approx t_2</math></p> <p><math>t_1</math> Adjusted to Obtain <math>I_C</math></p> $t_1 \approx \frac{L_{\text{coil}} (I_{CM})}{V_{CC}}$ $t_2 \approx \frac{L_{\text{coil}} (I_{CM})}{V_{\text{clamp}}}$ <p>Test Equipment Scope – Tektronix 475 or Equivalent</p>		 <p>+11 V 25 <math>\mu\text{s}</math> 0 9 V</p> <p><math>t_r, t_f &lt; 10 \text{ ns}</math> Duty Cycle = 1.0% <math>R_B</math> and <math>R_C</math> adjusted for desired <math>I_B</math> and <math>I_C</math></p>

APPLICATIONS INFORMATION FOR SWITCHMODE SPECIFICATIONS

INTRODUCTION

The primary considerations when selecting a power transistor for SWITCHMODE applications are voltage and current ratings, switching speed, and energy handling capability. In this section, these specifications will be discussed and related to the circuit examples illustrated in Table 2.(1)

VOLTAGE REQUIREMENTS

Both blocking voltage and sustaining voltage are important in SWITCHMODE applications.

Circuits B and C in Table 2 illustrate applications that require high blocking voltage capability. In both circuits the switching transistor is subjected to voltages substantially higher than  $V_{CC}$  after the device is completely off (see load line diagrams at  $I_C = I_{\text{leakage}} \approx 0$  in Table 2). The blocking capability at this point depends on the base to emitter conditions and the device junction temperature. Since the highest device capability occurs when the base to emitter junction is reverse biased ( $V_{CEV}$ ), this is the recommended and specified use

condition. Maximum  $I_{CEV}$  at rated  $V_{CEV}$  is specified at a relatively low reverse bias (1.5 Volts) both at 25°C and 100°C. Increasing the reverse bias will give some improvement in device blocking capability.

The sustaining or active region voltage requirements in switching applications occur during turn-on and turn-off. If the load contains a significant capacitive component, high current and voltage can exist simultaneously during turn-on and the pulsed forward bias SOA curves (Figure 1) are the proper design limits.

For inductive loads, high voltage and current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as a Reverse Bias Safe Operating Area (Figure 2) which represents voltage-current conditions that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode.

In the four application examples (Table 2) load lines are shown in relation to the pulsed forward and reverse biased SOA curves.

(1) For detailed information on specific switching applications, see Motorola Application Notes AN-719, AN-737A, AN-767, and AN-752.



## VOLTAGE REQUIREMENTS (continued)

In circuits A and D, inductive reactance is clamped by the diodes shown. In circuits B and C the voltage is clamped by the output rectifiers, however, the voltage induced in the primary leakage inductance is not clamped by these diodes and could be large enough to destroy the device. A snubber network or an additional clamp may be required to keep the turn-off load line within the Reverse Bias SOA curve.

Load lines that fall within the pulsed forward biased SOA curve during turn-on and within the reverse bias SOA curve during turn-off are considered safe, with the following assumptions:

- (1) The device thermal limitations are not exceeded.
- (2) The turn-on time does not exceed  $10\ \mu\text{s}$  (see standard pulsed forward SOA curves in Figure 1).
- (3) The base drive conditions are within the specified limits shown on the Reverse Bias SOA curve (Figure 2).

## CURRENT REQUIREMENTS

An efficient switching transistor must operate at the required current level with good fall time, high energy

handling capability and low saturation voltage. On this data sheet, these parameters have been specified at 5 amperes which represents typical design conditions for these devices. The current drive requirements are usually dictated by the  $V_{CE(sat)}$  specification because the maximum saturation voltage is specified at a forced gain condition which must be duplicated or exceeded in the application to control the saturation voltage.

## SWITCHING REQUIREMENTS

In many switching applications, a major portion of the transistor power dissipation occurs during the fall time ( $t_f$ ). For this reason considerable effort is usually devoted to reducing the fall time. The recommended way to accomplish this is to reverse bias the base-emitter junction during turn-off. The reverse biased switching characteristics for inductive loads are discussed in Figure 11 and Table 3 and resistive loads in Figures 13 and 14. Usually the inductive load component will be the dominant factor in SWITCHMODE applications and the inductive switching data will more closely represent the device performance in actual application. The inductive switching characteristics are derived from the same circuit used to specify the reverse biased SOA curves, (See Table 1) providing correlation between test procedures and actual use conditions.

## RESISTIVE SWITCHING PERFORMANCE

FIGURE 11 – TURN-ON TIME




FIGURE 12 – TURN-OFF TIME




FIGURE 13 – INDUCTIVE SWITCHING MEASUREMENTS



FIGURE 14 – TYPICAL INDUCTIVE SWITCHING WAVEFORMS (at 300 V and 8A with  $I_{B1} = 1.6\text{A}$  and  $V_{BE(off)} = 5\text{V}$ )

TABLE 2 — APPLICATIONS EXAMPLES OF SWITCHING CIRCUITS













CIRCUIT	LOAD LINE DIAGRAMS	TIME DIAGRAMS
<p><b>SERIES SWITCHING REGULATOR</b></p>  <p>A</p>	<p><b>LOAD LINE DIAGRAMS</b></p>  <p>Notes:</p> <ol style="list-style-type: none"> <li>① MJE13007 Voltage Ratings (<math>V_{CEO(sus)}</math> and <math>V_{CEV}</math>) are Shown, MJE13006 Ratings are 100 V Lower.</li> <li>② See AN-569 for Pulse Power Derating Procedure.</li> </ol>	<p><b>TIME DIAGRAMS</b></p> 
<p><b>RINGING CHOKE INVERTER</b></p>  <p>B</p>	<p><b>LOAD LINE DIAGRAMS</b></p>  <p>Notes:</p> <ol style="list-style-type: none"> <li>① MJE13007 Voltage Ratings (<math>V_{CEO(sus)}</math> and <math>V_{CEV}</math>) are Shown, MJE13006 Ratings are 100 V Lower.</li> <li>② See AN-569 for Pulse Power Derating Procedure.</li> </ol>	<p><b>TIME DIAGRAMS</b></p> 
<p><b>PUSH-PULL INVERTER/CONVERTER</b></p>  <p>C</p>	<p><b>LOAD LINE DIAGRAMS</b></p>  <p>Notes:</p> <ol style="list-style-type: none"> <li>① MJE13007 Voltage Ratings (<math>V_{CEO(sus)}</math> and <math>V_{CEV}</math>) are Shown, MJE13006 Ratings are 100 V Lower.</li> <li>② See AN-569 for Pulse Power Derating Procedure.</li> </ol>	<p><b>TIME DIAGRAMS</b></p> 
<p><b>SOLENOID DRIVER</b></p>  <p>D</p>	<p><b>LOAD LINE DIAGRAMS</b></p>  <p>Notes:</p> <ol style="list-style-type: none"> <li>① MJE13007 Voltage Ratings (<math>V_{CEO(sus)}</math> and <math>V_{CEV}</math>) are Shown, MJE13006 Ratings are 100 V Lower.</li> <li>② See AN-569 for Pulse Power Derating Procedure.</li> </ol>	<p><b>TIME DIAGRAMS</b></p> 

TABLE 3 - TYPICAL INDUCTIVE SWITCHING PERFORMANCE

I <sub>C</sub> AMP	T <sub>C</sub> °C	t <sub>SV</sub> ns	t <sub>RV</sub> ns	t <sub>FI</sub> ns	t <sub>TI</sub> ns	t <sub>C</sub> ns
3	25	730	115	100	110	200
	100	1000	150	100	150	250
5	25	600	60	23	4	85
	100	860	84	50	10	136
8	25	650	25	26	4	42
	100	880	52	80	20	160

NOTE: All Data recorded in the Inductive Switching Circuit in Table 1.

## SWITCHING TIME NOTES

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

t<sub>SV</sub> = Voltage Storage Time, 90% I<sub>B1</sub> to 10% V<sub>CEM</sub>

t<sub>RV</sub> = Voltage Rise Time, 10-90% V<sub>CEM</sub>

t<sub>FI</sub> = Current Fall Time, 90-10% I<sub>CM</sub>

t<sub>TI</sub> = Current Tail, 10-2% I<sub>CM</sub>

t<sub>C</sub> = Crossover Time, 10% V<sub>CEM</sub> to 10% I<sub>CM</sub>

An enlarged portion of the turn-off waveforms is shown in Figure 13 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A:

$$P_{SWT} = 1/2 V_{CC} I_C (t_C) f$$

Typical inductive switching waveforms are shown in Figure 14. In general, t<sub>RV</sub> + t<sub>FI</sub> ≈ t<sub>C</sub>. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t<sub>C</sub> and t<sub>SV</sub>) which are guaranteed at 100°C.



# MOTOROLA

# MJE13008 MJE13009

# 1.3

## Designers Data Sheet


### SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

The MJE13008 and MJE13009 are designed for high-voltage, high-speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220 V switch-mode applications such as Switching Regulators, Inverters, Motor Controls, Solenoid/Relay drivers and Deflection circuits.

#### SPECIFICATION FEATURES:

- $V_{CE(sus)}$  400 V and 300 V
- Reverse Bias SOA with Inductive Loads @  $T_C = 100^\circ\text{C}$
- Inductive Switching Matrix 3 to 12 Amp, 25 and  $100^\circ\text{C}$   
...  $t_C$  @ 8 A,  $100^\circ\text{C}$  is 120 ns (Typ).
- 700 V Blocking Capability
- SOA and Switching Applications Information.

12 AMPERE  
NPN SILICON  
POWER TRANSISTORS  
300 and 400 VOLTS  
100 WATTS



#### Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.


#### MAXIMUM RATINGS

Rating	Symbol	MJE13008	MJE13009	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	300	400	Vdc
Collector-Emitter Voltage	$V_{CEV}$	600	700	Vdc
Emitter Base Voltage	$V_{EBV}$	9		Vdc
Collector Current — Continuous	$I_C$	12		Adc
— Peak (1)	$I_{CM}$	24		
Base Current — Continuous	$I_B$	6		Adc
— Peak (1)	$I_{BM}$	12		
Emitter Current — Continuous	$I_E$	18		Adc
— Peak (1)	$I_{EM}$	36		
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	2		Watts
Derate above $25^\circ\text{C}$		16		mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_{D\text{STG}}$	100		Watts
Derate above $25^\circ\text{C}$		800		mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150		$^\circ\text{C}$

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.25	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	$^\circ\text{C}$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle  $\leq$  10%.



DIM	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.00	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.38	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	—	0.045	—
Z	—	2.03	—	0.080

CASE 221A-02  
TO-220AB

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>*OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage ( $I_C = 10\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	300 400	— —	— —	Vdc
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	— —	— —	1 5	mAdc
Emitter Cutoff Current ( $V_{EB} = 9\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1	mAdc

## SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	$I_{S/b}$	See Figure 1			
Clamped Inductive SOA with Base Reverse Biased	—	See Figure 2			

## \*ON CHARACTERISTICS

DC Current Gain ( $I_C = 5\text{ Adc}$ , $V_{CE} = 5\text{ Vdc}$ ) ( $I_C = 8\text{ Adc}$ , $V_{CE} = 5\text{ Vdc}$ )	$h_{FE}$	8 6	—	40 30	—
Collector-Emitter Saturation Voltage ( $I_C = 5\text{ Adc}$ , $I_B = 1\text{ Adc}$ ) ( $I_C = 8\text{ Adc}$ , $I_B = 1.6\text{ Adc}$ ) ( $I_C = 12\text{ Adc}$ , $I_B = 3\text{ Adc}$ ) ( $I_C = 8\text{ Adc}$ , $I_B = 1.6\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — — —	— — — —	1 1.5 3 2	Vdc
Base-Emitter Saturation Voltage ( $I_C = 5\text{ Adc}$ , $I_B = 1\text{ Adc}$ ) ( $I_C = 8\text{ Adc}$ , $I_B = 1.6\text{ Adc}$ ) ( $I_C = 8\text{ Adc}$ , $I_B = 1.6\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— — —	— — —	1.2 1.6 1.5	Vdc

## DYNAMIC CHARACTERISTICS


Current-Gain – Bandwidth Product ( $I_C = 500\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1\text{ MHz}$ )	$f_T$	4	—	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 0.1\text{ MHz}$ )	$C_{ob}$	—	180	—	pF

## SWITCHING CHARACTERISTICS

Resistive Load (Table 1)						
Delay Time	$V_{CC} = 125 \text{ Vdc}$ , $I_C = 8 \text{ A}$ , $I_{B1} = I_{B2} = 1.6 \text{ A}$ , $t_p = 25 \mu\text{s}$ , Duty Cycle $\leq 1\%$	$t_d$	—	0.06	0.1	$\mu\text{s}$
Rise Time		$t_r$	—	0.45	1	$\mu\text{s}$
Storage Time		$t_s$	—	1.3	3	$\mu\text{s}$
Fall Time		$t_f$	—	0.2	0.7	$\mu\text{s}$
Inductive Load, Clamped (Table 1, Figure 13)						
Voltage Storage Time	$I_C = 8 \text{ A}$ , $V_{\text{clamp}} = 300 \text{ Vdc}$ , $I_{B1} = 1.6 \text{ A}$ , $V_{BE(\text{off})} = 5 \text{ Vdc}$ , $T_C = 100^\circ\text{C}$	$t_{SV}$	—	0.92	2.3	$\mu\text{s}$
Crossover Time		$t_c$	—	0.12	0.7	$\mu\text{s}$

\*Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle = 2%.

FIGURE 1 – FORWARD BIAS SAFE OPERATING AREA



The Safe Operating Area figures shown in Figures 1 and 2 are specified ratings for these devices under the test conditions shown.

FIGURE 2 – REVERSE BIAS SWITCHING SAFE OPERATING AREA





FIGURE 3 – FORWARD BIAS POWER DERATING



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(\text{pk})$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 1 may be found at any case temperature by using the appropriate curve on Figure 3.

$T_J(\text{pk})$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

Use of reverse biased safe operating area data (Figure 2) is discussed in the applications information section.


FIGURE 4 – TYPICAL THERMAL RESPONSE [ $Z_{\theta JC}(t)$ ]



FIGURE 5 - DC CURRENT GAIN




FIGURE 6 - COLLECTOR SATURATION REGION




FIGURE 7 - BASE-EMITTER SATURATION VOLTAGE




FIGURE 8 - COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 9 - COLLECTOR CUTOFF REGION




FIGURE 10 - CAPACITANCE




TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

REVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING		RESISTIVE SWITCHING
TEST CIRCUITS	<p>Duty Cycle <math>\leq 10\%</math> <math>t_r, t_f \leq 10 \text{ ns}</math></p> <p><b>NOTE</b> PW and <math>V_{CC}</math> Adjusted for Desired <math>I_C</math> <math>R_B</math> Adjusted for Desired <math>I_B</math></p>	
CIRCUIT VALUES	<p>Coil Data: Ferroxcube Core #6656 Full Bobbin (~16 Turns) #16</p> <p>GAP for 200 <math>\mu\text{H}/20\text{A}</math> <math>L_{\text{coil}} = 200 \mu\text{H}</math></p> <p><math>V_{CC} = 20 \text{ V}</math> <math>V_{\text{clamp}} = 300 \text{ Vdc}</math></p>	<p><math>V_{CC} = 125 \text{ V}</math> <math>R_C = 15 \Omega</math> <math>D_1 = 1\text{N}5820 \text{ or Equivalent}</math> <math>R_B = 5.6 \Omega</math></p>
TEST WAVEFORMS	<p align="center"><b>OUTPUT WAVEFORMS</b></p> <p><math>t_f</math> Clamped <math>t_f</math> Unclamped <math>\approx t_2</math></p> <p><math>t_1</math> Adjusted to Obtain <math>I_C</math></p> $t_1 \approx \frac{L_{\text{coil}}(I_{CM})}{V_{CC}}$ $t_2 \approx \frac{L_{\text{coil}}(I_{CM})}{V_{\text{clamp}}}$ <p>Test Equipment: Scope — Tektronix 475 or Equivalent</p>	<p><math>t_r, t_f \leq 10 \text{ ns}</math> Duty Cycle = 10% <math>R_B</math> and <math>R_C</math> adjusted for desired <math>I_B</math> and <math>I_C</math></p>

## APPLICATIONS INFORMATION FOR SWITCHMODE SPECIFICATIONS

## INTRODUCTION

The primary considerations when selecting a power transistor for SWITCHMODE applications are voltage and current ratings, switching speed, and energy handling capability. In this section, these specifications will be discussed and related to the circuit examples illustrated in Table 2.<sup>(1)</sup>

### VOLTAGE REQUIREMENTS

Both blocking voltage and sustaining voltage are important in SWITCHMODE applications.

Circuits B and C in Table 2 illustrate applications that require high blocking voltage capability. In both circuits the switching transistor is subjected to voltages substantially higher than  $V_{CC}$  after the device is completely off (see load line diagrams at  $I_C = I_{leakage} \approx 0$  in Table 2). The blocking capability at this point depends on the base to emitter conditions and the device junction temperature. Since the highest device capability occurs when the base to emitter junction is reverse biased ( $V_{BEV}$ ), this is the recommended and specified use

condition. Maximum ICEV at rated  $V_{CEV}$  is specified at a relatively low reverse bias (1.5 Volts) both at 25°C and 100°C. Increasing the reverse bias will give some improvement in device blocking capability.

The sustaining or active region voltage requirements in switching applications occur during turn-on and turn-off. If the load contains a significant capacitive component, high current and voltage can exist simultaneously during turn-on and the pulsed forward bias SOA curves (Figure 1) are the proper design limits.

For inductive loads, high voltage and current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as a Reverse Bias Safe Operating Area (Figure 2) which represents voltage-current conditions that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode.

In the four application examples (Table 2) load lines are shown in relation to the pulsed forward and reverse biased SOA curves.

1.3

### VOLTAGE REQUIREMENTS (continued)

In circuits A and D, inductive reactance is clamped by the diodes shown. In circuits B and C the voltage is clamped by the output rectifiers, however, the voltage induced in the primary leakage inductance is not clamped by these diodes and could be large enough to destroy the device. A snubber network or an additional clamp may be required to keep the turn-off load line within the Reverse Bias SOA curve.

Load lines that fall within the pulsed forward biased SOA curve during turn-on and within the reverse bias SOA curve during turn-off are considered safe, with the following assumptions:

- (1) The device thermal limitations are not exceeded.
- (2) The turn-on time does not exceed  $10\ \mu\text{s}$  (see standard pulsed forward SOA curves in Figure 1).
- (3) The base drive conditions are within the specified limits shown on the Reverse Bias SOA curve (Figure 2).

### CURRENT REQUIREMENTS

An efficient switching transistor must operate at the required current level with good fall time, high energy

handling capability and low saturation voltage. On this data sheet, these parameters have been specified at 8 amperes which represents typical design conditions for these devices. The current drive requirements are usually dictated by the  $V_{CE(sat)}$  specification because the maximum saturation voltage is specified at a forced gain condition which must be duplicated or exceeded in the application to control the saturation voltage.

### SWITCHING REQUIREMENTS

In many switching applications, a major portion of the transistor power dissipation occurs during the fall time ( $t_f$ ). For this reason considerable effort is usually devoted to reducing the fall time. The recommended way to accomplish this is to reverse bias the base-emitter junction during turn-off. The reverse biased switching characteristics for inductive loads are discussed in Figure 11 and Table 3 and resistive loads in Figures 13 and 14. Usually the inductive load component will be the dominant factor in SWITCHMODE applications and the inductive switching data will more closely represent the device performance in actual application. The inductive switching characteristics are derived from the same circuit used to specify the reverse biased SOA curves, (See Table 1) providing correlation between test procedures and actual use conditions.

### RESISTIVE SWITCHING PERFORMANCE

FIGURE 11 — TURN-ON TIME




FIGURE 12 — TURN-OFF TIME




FIGURE 13 — INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 14 — TYPICAL INDUCTIVE SWITCHING WAVEFORMS (at 300 V and 12 A with  $I_{B1} = 2.4\text{ A}$  and  $V_{BE(off)} = 5\text{ V}$ )




TABLE 2 — APPLICATIONS EXAMPLES OF SWITCHING CIRCUITS













CIRCUIT	LOAD LINE DIAGRAMS	TIME DIAGRAMS
<p><b>SERIES SWITCHING REGULATOR</b></p> 	<p><b>LOAD LINE DIAGRAMS</b></p>  <p>Notes:</p> <ol style="list-style-type: none"> <li>① MJE13009 Voltage Ratings (<math>V_{CE0(sus)}</math> and <math>V_{CEV}</math>) are shown, MJE13008 Ratings are 100 V Lower.</li> <li>② See AN-569 for Pulse Power Derating Procedure.</li> </ol>	<p><b>TIME DIAGRAMS</b></p> 
<p><b>RINGING CHOKE INVERTER</b></p> 	<p><b>LOAD LINE DIAGRAMS</b></p>  <p>Notes:</p> <ol style="list-style-type: none"> <li>① MJE13009 Voltage Ratings (<math>V_{CE0(sus)}</math> and <math>V_{CEV}</math>) are shown, MJE13008 Ratings are 100 V Lower.</li> <li>② See AN-569 for Pulse Power Derating Procedure.</li> </ol>	<p><b>TIME DIAGRAMS</b></p> 
<p><b>PUSH-PULL INVERTER/CONVERTER</b></p> 	<p><b>LOAD LINE DIAGRAMS</b></p>  <p>Notes:</p> <ol style="list-style-type: none"> <li>① MJE13009 Voltage Ratings (<math>V_{CE0(sus)}</math> and <math>V_{CEV}</math>) are shown, MJE13008 Ratings are 100 V Lower.</li> <li>② See AN-569 for Pulse Power Derating Procedure.</li> </ol>	<p><b>TIME DIAGRAMS</b></p> 
<p><b>SOLENOID DRIVER</b></p> 	<p><b>LOAD LINE DIAGRAMS</b></p>  <p>Notes:</p> <ol style="list-style-type: none"> <li>① MJE13009 Voltage Ratings (<math>V_{CE0(sus)}</math> and <math>V_{CEV}</math>) are shown, MJE13008 Ratings are 100 V Lower.</li> <li>② See AN-569 for Pulse Power Derating Procedure.</li> </ol>	<p><b>TIME DIAGRAMS</b></p> 

TABLE 3 – TYPICAL INDUCTIVE SWITCHING PERFORMANCE

$I_C$ AMP	$T_C$ °C	$t_{SV}$ ns	$t_{RV}$ ns	$t_{FI}$ ns	$t_{TI}$ ns	$t_C$ ns
3	25	770	100	150	200	240
	100	1000	230	160	200	320
5	25	630	72	26	10	100
	100	820	100	55	30	180
8	25	720	55	27	2	77
	100	920	70	50	8	120
12	25	640	20	17	2	41
	100	800	32	24	4	54

NOTE: All Data recorded in the Inductive Switching Circuit in Table 1.

## SWITCHING TIME NOTES

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{SV}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{CEM}$

$t_{RV}$  = Voltage Rise Time, 10–90%  $V_{CEM}$

$t_{FI}$  = Current Fall Time, 90–10%  $I_{CM}$

$t_{TI}$  = Current Tail, 10–2%  $I_{CM}$

$t_C$  = Crossover Time, 10%  $V_{CEM}$  to 10%  $I_{CM}$

An enlarged portion of the turn-off waveforms is shown in Figure 13 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_C) f$$

Typical inductive switching waveforms are shown in Figure 14. In general,  $t_{RV} + t_{FI} \approx t_C$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_C$  and  $t_{SV}$ ) which are guaranteed at 100°C.



# MOTOROLA

# MJE13070 MJE13071

# 1.3

## Designer's Data Sheet

### SWITCHMODE II SERIES NPN SILICON POWER TRANSISTORS

The MJE13070 and MJE13071 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switch-mode applications such as:


- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

#### Fast Turn-Off Times

- 100 ns Inductive Fall Time @ 25°C (Typ)
- 150 ns Inductive Crossover Time @ 25°C (Typ)
- 400 ns Inductive Storage Time @ 25°C (Typ)

Operating Temperature Range -65 to +150°C

100°C Performance Specified for:  
Reverse-Biased SOA with Inductive Loads  
Switching Times with Inductive Loads  
Saturation Voltages  
Leakage Currents



5 AMPERE

**NPN SILICON  
POWER TRANSISTORS**

400 AND 450 VOLTS  
80 WATTS



#### Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.


#### MAXIMUM RATINGS

Rating	Symbol	MJE13070	MJE13071	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	400	450	Vdc
Collector-Emitter Voltage	$V_{CE}$	650	750	Vdc
Emitter Base Voltage	$V_{EB}$		6.0	Vdc
Collector Current — Continuous	$I_C$	5.0		A dc
— Peak (1)	$I_{CM}$	8.0		
Base Current — Continuous	$I_B$	2.0		A dc
— Peak (1)	$I_{BM}$	4.0		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	$P_D$	80 32 0.64		Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150		$^\circ\text{C}$

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.56	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	$^\circ\text{C}$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle  $\leq 10\%$ .



STYLE 1

- PIN 1 BASE
- COLLECTOR
- EMITTER
- COLLECTOR

#### NOTES

- DIMENSION H APPLIES TO ALL LEADS
- DIMENSION L APPLIES TO LEADS 1 AND 3

DIM	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
O	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

**CASE 221A-02  
TO-220AB**



**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS (1)</b>					
Collector-Emitter Sustaining Voltage (Table 1) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	400 450	— —	— —	Vdc
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	— —	— —	0.5 2.5	mA
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEV}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	3.0	mA
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mA

**SECOND BREAKDOWN**

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 12			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13			

**ON CHARACTERISTICS (1)**

DC Current Gain ( $I_C = 3.0\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$h_{FE}$	8.0	—	—	—
Collector-Emitter Saturation Voltage ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.6\text{ Adc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 1.0\text{ Adc}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.6\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	— — —	— — —	1.0 3.0 2.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.6\text{ Adc}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.6\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc

**DYNAMIC CHARACTERISTICS**

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	—	—	250	pF
--	----------	---	---	-----	----

**SWITCHING CHARACTERISTICS**

<b>Resistive Load (Table 1)</b>					
Delay Time	(V <sub>CC</sub> = 250 Vdc, I <sub>C</sub> = 3.0 Adc, I <sub>B1</sub> = 0.4 Adc, t <sub>B</sub> = 30 $\mu$ s, Duty Cycle $\leq 2\%$ , V <sub>BE(off)</sub> = 5.0 Vdc)	t <sub>d</sub>	—	0.03	0.05 $\mu$ s
Rise Time		t <sub>r</sub>	—	0.10	0.40
Storage Time		t <sub>s</sub>	—	0.40	1.50
Fall Time		t <sub>f</sub>	—	0.175	0.50

**Inductive Load, Clamped (Table 1)**

Storage Time	(I <sub>C(pk)</sub> = 3.0 A, I <sub>B1</sub> = 0.4 Adc, V <sub>BE(off)</sub> = 5.0 Vdc, V <sub>CE(pk)</sub> = 250 V)	(T <sub>J</sub> = 100°C)	t <sub>sv</sub>	—	0.70	2.0 $\mu$ s
Crossover Time		(T <sub>J</sub> = 100°C)	t <sub>sc</sub>	—	0.28	0.50
Fall Time		(T <sub>J</sub> = 100°C)	t <sub>fi</sub>	—	0.15	0.30
Storage Time		(T <sub>J</sub> = 25°C)	t <sub>sv</sub>	—	0.40	—
Crossover Time	(I <sub>C(pk)</sub> = 250 V)	(T <sub>J</sub> = 25°C)	t <sub>c</sub>	—	0.15	—
Fall Time		(T <sub>J</sub> = 25°C)	t <sub>fi</sub>	—	0.10	—

(1) Pulse Test: PW = 300  $\mu$ s, Duty Cycle  $\leq 2\%$ .

$$\beta_f = \frac{I_C}{I_B}$$

TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION




FIGURE 6 — CAPACITANCE




TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE







	$V_{CE(sus)}$	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>PW Varied to Attain <math>I_C = 100</math> mA</p>	 <p>Adjust <math>R_{B1}</math> to obtain <math>I_{B1}</math> For switching and RBSOA, <math>R_2 = 0</math> For <math>BV_{CEO(sus)}</math>, <math>R_2 = \infty</math></p>	 <p>TURN ON TIME <math>I_{B1}</math> adjusted to obtain the forced <math>\beta</math> desired TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit.</p>
CIRCUIT VALUES	$L_{coil} = 80$ mH $V_{CC} = 10$ V $R_{coil} = 0.7$ $\Omega$	$L_{coil} = 180$ $\mu$ H $R_{coil} = 0.05$ $\Omega$ $V_{CC} = 20$ V $V_{clamp} = 250$ V $R_{B1}$ adjusted to attain desired $I_{B1}$	$V_{CC} = 250$ V $R_L = 83$ $\Omega$ Pulse Width = $10$ $\mu$ s
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p><math>t_1</math> Adjusted to Obtain <math>I_C</math></p> $t_1 \approx \frac{L_{coil}(I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil}(I_{Cpk})}{V_{clamp}}$ <p>Test Equipment Scope - Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

FIGURE 7 - INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 - PEAK REVERSE CURRENT



# SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- $t_{SV}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{clamp}$
  - $t_{rV}$  = Voltage Rise Time, 10–90%  $V_{clamp}$
  - $t_{fI}$  = Current Fall Time, 90–10%  $I_C$
  - $t_{tI}$  = Current Tail, 10–2%  $I_C$
  - $t_c$  = Crossover Time, 10%  $V_{clamp}$  to 10%  $I_C$
- An enlarged portion of the inductive switching waveforms

is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general,  $t_{rV} + t_{fI} \approx t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{SV}$ ) which are guaranteed at 100°C.

# INDUCTIVE SWITCHING

FIGURE 9 — STORAGE TIME




FIGURE 10 — CROSSOVER AND FALL TIMES





FIGURE 11 — THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.

FIGURE 12 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA




FIGURE 13 — MAXIMUM RATED REVERSE BIAS SAFE OPERATING AREA





FIGURE 14 — POWER DERATING



## SAFE OPERATING AREA INFORMATION

### FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on  $T_C = 25^\circ\text{C}$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_{J(pk)}$  may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

### REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives RBSOA characteristics.

**MOTOROLA**

NPN PNP  
**MJE15028 MJE15029**  
**MJE15030 MJE15031**

**1.3**

### COMPLEMENTARY SILICON PLASTIC POWER TRANSISTORS


... designed for use as high-frequency drivers in audio amplifiers.

- DC Current Gain Specified to 4.0 Amperes  
 $h_{FE} = 40(\text{Min}) @ I_C = 3.0 \text{ Adc}$   
 $= 20(\text{Min}) @ I_C = 4.0 \text{ Adc}$
- Collector-Emitter Sustaining Voltage —  
 $V_{CE(sus)} = 120 \text{ Vdc (Min)} - \text{MJE15028, MJE15029}$   
 $= 150 \text{ Vdc (Min)} - \text{MJE15030, MJE15031}$
- High Current Gain — Bandwidth Product  
 $f_T = 30 \text{ MHz (Min)} @ I_C = 500 \text{ mAdc}$
- TO-220AB Compact Package
- TO-66 Leadform Also Available

**8 AMPERE**

### POWER TRANSISTORS COMPLEMENTARY SILICON

**120–150 VOLTS**  
**50 WATTS**




#### MAXIMUM RATINGS


Rating	Symbol	MJE15028 MJE15029	MJE15030 MJE15031	Unit
Collector-Emitter Voltage	$V_{CE}$	120	150	Vdc
Collector-Base Voltage	$V_{CB}$	120	150	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0	5.0	Vdc
Collector Current — Continuous	$I_C$	8.0	16.0	Adc
Collector Current — Peak		16.0	16.0	Adc
Base Current	$I_B$	2.0	2.0	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	50	50	Watts
Derate above $25^\circ\text{C}$		0.40	0.40	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	2.0	2.0	Watts
Derate above $25^\circ\text{C}$		0.016	0.016	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150	-65 to +150	$^\circ\text{C}$

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$



STYLE 1:  
 PIN 1. BASE  
 2. COLLECTOR  
 3. EMITTER  
 4. COLLECTOR

**FIGURE 1 — POWER DERATING**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.50	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	—	0.045	—
Z	—	2.03	—	0.080

CASE 221A-02  
 TO-220AB



**NPN MJE15028, MJE15030**  
**PNP MJE15029, MJE15031**

1.3

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 10 \text{ mAdc}$ , $I_B = 0$ )	$V_{CE(sus)}$	120 150	— —	Vdc
Collector Cutoff Current ( $V_{CE} = 120 \text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 150 \text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— —	0.1 0.1	mAdc
Collector Cutoff Current ( $V_{CB} = 120 \text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 150 \text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	— —	10 10	$\mu\text{Adc}$
Emitter Cutoff Current ( $V_{BE} = 5.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	10	$\mu\text{Adc}$
<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 0.1 \text{ Adc}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 2.0 \text{ Adc}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 3.0 \text{ Adc}$ , $V_{CE} = 2.0 \text{ Vdc}$ ) ( $I_C = 4.0 \text{ Adc}$ , $V_{CE} = 2.0 \text{ Vdc}$ )	$h_{FE}$	40 40 40 20	— — — —	—
DC Current Gain Linearity ( $V_{CE}$ From 2.0V to 20V, $I_C$ From 0.1A to 3A) (NPN TO PNP)	$h_{FE}$	Typ 2 3		—
Collector-Emitter Saturation Voltage ( $I_C = 1.0 \text{ Adc}$ , $I_B = 0.1 \text{ Adc}$ )	$V_{CE(sat)}$	—	0.5	Vdc
Base-Emitter On Voltage ( $I_C = 1.0 \text{ Adc}$ , $V_{CE} = 2.0 \text{ Vdc}$ )	$V_{BE(on)}$	—	1.0	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current Gain - Bandwidth Product (2) ( $I_C = 500 \text{ mAdc}$ , $V_{CE} = 10 \text{ Vdc}$ , $f_{test} = 10 \text{ MHz}$ )	$f_T$	30	—	MHz

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

(2)  $f_T = |h_{FE}| \cdot f_{test}$

**FIGURE 2 - THERMAL RESPONSE**





FIGURE 3 — FORWARD BIAS  
SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 3 and 4 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} < 150^\circ\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 2. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 4 — REVERSE-BIAS SWITCHING  
SAFE OPERATING AREA




FIGURE 5 — CAPACITANCES




FIGURE 6 — SMALL-SIGNAL CURRENT GAIN






FIGURE 7 — CURRENT GAIN-BANDWIDTH PRODUCT




**FIGURE 8 – DC CURRENT GAIN**

**NPN – MJE15028 MJE15030**




**PNP – MJE15029 MJE15031**




**FIGURE 9 – "ON" VOLTAGE**


**NPN**




**PNP**



**FIGURE 10 – TURN-ON TIMES**



**FIGURE 11 – TURN-OFF TIMES**





# MOTOROLA

# MJE16002

# MJE16004

# MJH16002

# MJH16004

# 1.3

## Designer's Data Sheet

### SWITCHMODE III SERIES NPN SILICON POWER TRANSISTORS

These transistors are designed for high-voltage, high-speed switching of inductive circuits where fall time and RBSOA are critical. They are particularly well-suited for line-operated switch-mode applications.

The MJE16004 and MJH16004 are high-gain versions of the MJE16002 and MJH16002 for applications where drive current is limited.

#### Typical Applications:

- Switching Regulators
- High Resolution Deflection Circuits
- Inverters
- Motor Drives
- Fast Switching Speeds  
50 ns Inductive Fall Time @ 75°C (Typ)  
70 ns Crossover Time @ 75°C (Typ)
- 100°C Performance Specified for:  
Reverse-Biased SOA  
Inductive Switching Times  
Saturation Voltages  
Leakage Currents

#### MAXIMUM RATINGS

Rating	Symbol	MJE16002 MJE16004	MJH16002 MJH16004	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	450		Vdc
Collector-Emitter Voltage	$V_{CEV}$	850		Vdc
Emitter-Base Voltage	$V_{EB}$	6.0		Vdc
Collector Current — Continuous	$I_C$	5.0		Adc
— Peak (1)	$I_{CM}$	10		
Base Current — Continuous	$I_B$	4.0		Adc
— Peak (1)	$I_{BM}$	8.0		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	80	100	Watts
Derate above $T_C = 25^\circ\text{C}$		32	40	
		0.64	0.8	W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150		°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.56	°C/W
Lead Temperature for Soldering	$T_L$	275	°C
Purposes: 1/8" from Case for 5 Seconds			

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.

#### Designer's Data for "Worst Case" Conditions


The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

### 5.0 AMPERE

### NPN SILICON POWER TRANSISTORS


### 450 VOLTS 80 and 100 WATTS

MJE16002  
MJE16004



CASE 221A-02  
TO-220AB

MJH16002  
MJH16004



CASE 340-01  
TO-218AC

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

**OFF CHARACTERISTICS (1)**

Collector-Emitter Sustaining Voltage (Table 2) ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	450	—	—	Vdc
Collector Cutoff Current ( $V_{CE} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CE} = 850\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$I_{CEV}$	—	—	0.25 1.5	mAdc
Collector Cutoff Current ( $V_{CE} = 850\text{ Vdc}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	—	2.5	mAdc
Emitter Cutoff Current ( $V_{EB} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	1.0	mAdc

**SECOND BREAKDOWN**

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 17 or 18			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 19			

**ON CHARACTERISTICS (1)**

Collector-Emitter Saturation Voltage ( $I_C = 1.5\text{ Adc}$ , $I_B = 0.2\text{ Adc}$ ) ( $I_C = 1.5\text{ Adc}$ , $I_B = 0.15\text{ Adc}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.3\text{ Adc}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ , $T_C = 100^\circ\text{C}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.3\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	MJE16002/MJH16002 MJE16004/MJH16004 MJE16002/MJH16002 MJE16004/MJH16004 MJE16002/MJH16002 MJE16004/MJH16004	$V_{CE(sat)}$	— — — — — —	— — — — — —	1.0 1.0 2.5 2.5 2.5 2.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.3\text{ Adc}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ , $T_C = 100^\circ\text{C}$ ) ( $I_C = 3.0\text{ Adc}$ , $I_B = 0.3\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	MJE16002/MJH16002 MJE16004/MJH16004 MJE16002/MJH16002 MJE16004/MJH16004	$V_{BE(sat)}$	— — — —	— — — —	1.5 1.5 1.5 1.5	Vdc
DC Current Gain ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 5.0\text{ Vdc}$ )	MJE16002/MJH16002 MJE16004/MJH16004	$h_{FE}$	5.0 7.0	— —	— —	—

**DYNAMIC CHARACTERISTICS**

Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ kHz}$ )	$C_{ob}$	—	—	200	pF
--	----------	---	---	-----	----

**SWITCHING CHARACTERISTICS**

Resistive Load (Table 1) MJE16002/MJH16002							
Delay Time	(I <sub>C</sub> = 3.0 Adc, V <sub>CC</sub> = 250 Vdc, I <sub>B1</sub> = 0.4 Adc, PW = 30 μs, Duty Cycle ≤2.0%)	(I <sub>B2</sub> = 0.8 Adc, R <sub>B2</sub> = 8.0 Ω)	t <sub>d</sub>	—	30	100	ns
Rise Time			t <sub>r</sub>	—	100	300	
Storage Time			t <sub>s</sub>	—	1000	3000	
Fall Time			t <sub>f</sub>	—	60	300	
Storage Time			t <sub>s</sub>	—	400	—	
Fall Time			t <sub>f</sub>	—	130	—	
Resistive Load (Table 1) MJE16004/MJH16004							
Delay Time	(I <sub>C</sub> = 3.0 Adc, V <sub>CC</sub> = 250 Vdc, I <sub>B1</sub> = 0.3 Adc, PW = 30 μs, Duty Cycle ≤2.0%)	(I <sub>B2</sub> = 0.6 Adc, R <sub>B2</sub> = 8.0 Ω)	t <sub>d</sub>	—	30	100	ns
Rise Time			t <sub>r</sub>	—	130	300	
Storage Time			t <sub>s</sub>	—	800	2700	
Fall Time			t <sub>f</sub>	—	80	350	
Storage Time			t <sub>s</sub>	—	250	—	
Fall Time			t <sub>f</sub>	—	60	—	

(1) Pulse Test:  $PW = 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

$I_C$   
 $\beta_{F1} = I_{B1}$



SWITCHING CHARACTERISTICS (continued)

Characteristics			Symbol	Min	Typ	Max	Unit
Inductive Load (Table 2) MJE16002/MJH16002							
Storage Time	$I_C = 3.0 \text{ Adc}$ , $I_B = 0.4 \text{ Adc}$ , $V_{BE(off)} = 5.0 \text{ Vdc}$ , $V_{CE(pk)} = 400 \text{ Vdc}$	$(T_J = 100^\circ\text{C})$	$t_{sv}$	—	500	1600	ns
Fall Time			$t_{fi}$	—	100	200	
Crossover Time			$t_c$	—	120	250	
Storage Time	$V_{BE(off)} = 5.0 \text{ Vdc}$ , $V_{CE(pk)} = 400 \text{ Vdc}$	$(T_J = 150^\circ\text{C})$	$t_{sv}$	—	600	—	
Fall Time			$t_{fi}$	—	120	—	
Crossover Time			$t_c$	—	160	—	
Inductive Load (Table 2) MJE16004/MJH16004							
Storage Time	$I_C = 3.0 \text{ Adc}$ , $I_B = 0.3 \text{ Adc}$ , $V_{BE(off)} = 5.0 \text{ Vdc}$ , $V_{CE(pk)} = 400 \text{ Vdc}$	$(T_J = 100^\circ\text{C})$	$t_{sv}$	—	400	1300	ns
Fall Time			$t_{fi}$	—	80	150	
Crossover Time			$t_c$	—	90	200	
Storage Time	$V_{BE(off)} = 5.0 \text{ Vdc}$ , $V_{CE(pk)} = 400 \text{ Vdc}$	$(T_J = 150^\circ\text{C})$	$t_{sv}$	—	450	—	
Fall Time			$t_{fi}$	—	100	—	
Crossover Time			$t_c$	—	110	—	

(1) Pulse Test: PW - 300  $\mu$ s, Duty Cycle  $\leq$  2%.

$\beta_{fi} = \frac{I_C}{I_B}$

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE





FIGURE 4 — BASE-EMITTER VOLTAGE





1.3

TYPICAL STATIC CHARACTERISTICS (continued)

FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE



TYPICAL DYNAMIC CHARACTERISTICS

FIGURE 7 — STORAGE TIME




FIGURE 8 — STORAGE TIME




FIGURE 9 — COLLECTOR CURRENT FALL TIME





FIGURE 10 — COLLECTOR CURRENT FALL TIME



## FIGURE 11 — CROSSOVER TIME



Graph showing Reverse Base Current ( $I_{B2}$ ) in AMPS versus Reverse Base Voltage ( $V_{BE(off)}$ ) in VOLTS for the 2N4350 JFET. The graph is plotted for  $I_C = 3.0 A$  and  $T_J = 25^\circ C$ . Two curves are shown for different Reverse Base Currents ( $I_{B1}$ ):  $I_{B1} = 0.6 A$  and  $I_{B1} = 0.3 A$ . The Reverse Base Current ( $I_{B2}$ ) increases with Reverse Base Voltage ( $V_{BE(off)}$ ).


$V_{BE(off)}$ (VOLTS)	$I_{B2}$ (AMPS) for $I_{B1} = 0.6 A$	$I_{B2}$ (AMPS) for $I_{B1} = 0.3 A$
0	1.2	0.8
1.0	2.0	1.2
2.0	2.6	1.6
3.0	3.1	2.0
4.0	3.5	2.4
5.0	3.9	2.8
6.0	4.3	3.2

$R_{\theta JA}(t) = r(t) R_{\theta JC}$   
 $R_{\theta JC} = 156^{\circ}\text{C/W Max}$   
 $D$  Curves Apply for Power Pulse Train Shown  
 Read Time @  $t_1$   
 $T_{JJ(pk)} - T_C = P_{(pk)} R_{\theta JC}(t)$   
 Duty Cycle,  $D = t_1/t_2$

# 1.3

## TYPICAL ELECTRICAL CHARACTERISTICS (continued)

FIGURE 16 — THERMAL RESPONSE (MJH16002 and MJH16004)



## SAFE OPERATING AREA INFORMATION

FIGURE 17 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA (MJE16002 and MJE16004)




FIGURE 18 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA (MJH16002 and MJH16004)




FIGURE 19 — MAXIMUM RATED REVERSE BIAS SAFE OPERATING AREA





FIGURE 20 — POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 17 and 18 are based on  $T_C = 25^\circ\text{C}$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figures 17 and 18 may be found at any case temperature by using the appropriate curve on Figure 20.


$T_{J(pk)}$  may be calculated from the data in Figures 15 or 16. At high case temperatures, thermal limitations will

reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneous during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable putting reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 19 gives the RBSOA characteristics.


TABLE 1 — RESISTIVE LOAD SWITCHING




\*Note: Adjust -V to obtain desired  $V_{BE(off)}$  at Point A.

# 1.3

TABLE 2 — INDUCTIVE LOAD SWITCHING



## TYPICAL INDUCTIVE SWITCHING WAVEFORMS







# MOTOROLA

# MPS-U01

# MPS-U01A


# 1.3

## NPN SILICON ANNULAR TRANSISTORS

... designed for complementary symmetry audio circuits to 10 Watts output.

- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 0.5 \text{ Vdc (Max) @ } I_C = 1.0 \text{ Adc}$
- Complements to PNP MPS-U51 and MPS-U51A
- Uniwatt Package for Excellent Thermal Properties —  
1.0 Watt @  $T_A = 25^\circ\text{C}$

## NPN SILICON AUDIO TRANSISTORS



## MAXIMUM RATINGS


Rating	Symbol	MPS-U01	MPS-U01A	Unit
Collector-Emitter Voltage	$V_{CEO}$	30	40	Vdc
Collector-Base Voltage	$V_{CB}$	40	50	Vdc
Emitter-Base Voltage	$V_{EB}$		5.0	Vdc
Collector Current — Continuous	$I_C$		2.0	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	1.0	8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	10	80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150		$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA(1)}$	125	$^\circ\text{C/W}$

(1)  $R_{\theta JA}$  is measured with the device soldered into a typical printed circuit board.

Uniwatt packages can be To-5 lead formed by adding -5 to the device title and tab formed for flush mounting by adding -1 to the device title.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02



# MPS-U01,MPS-U01A

## ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Breakdown Voltage (1) ( $I_E = 10\text{ mAdc}$ , $I_B = 0$ )	$BV_{CEO}$	30 40	— —	Vdc
Collector-Base Breakdown Voltage ( $I_C = 100\text{ }\mu\text{Adc}$ , $I_E = 0$ )	$BV_{CBO}$	40 50	— —	Vdc
Emitter-Base Breakdown Voltage ( $I_E = 100\text{ }\mu\text{Adc}$ , $I_C = 0$ )	$BV_{EBO}$	5.0	—	Vdc
Collector Cutoff Current ( $V_{CB} = 30\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 40\text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	— —	0.1 0.1	$\mu\text{Adc}$
Emitter Cutoff Current ( $V_{BE} = 3.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	0.1	$\mu\text{Adc}$
<b>ON CHARACTERISTICS(1)</b>				
DC Current Gain ( $I_C = 10\text{ mAdc}$ , $V_{CE} = 1.0\text{ Vdc}$ ) ( $I_C = 100\text{ mAdc}$ , $V_{CE} = 1.0\text{ Vdc}$ ) ( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 1.0\text{ Vdc}$ )	$h_{FE}$	55 60 50	— — —	—
Collector-Emitter Saturation Voltage ( $I_C = 1.0\text{ Adc}$ , $I_B = 0.1\text{ Adc}$ )	$V_{CE(sat)}$	—	0.5	Vdc
Base-Emitter On Voltage ( $I_C = 1.0\text{ Adc}$ , $V_{CE} = 1.0\text{ Vdc}$ )	$V_{BE(on)}$	—	1.2	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain-Bandwidth Product ( $I_C = 50\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 20\text{ MHz}$ )	$f_T$	50	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 1.0\text{ MHz}$ )	$C_{ob}$	—	20	pF

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — "ON" VOLTAGES





FIGURE 3 — DC SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.



# MOTOROLA

# MPS - U02

# 1.3

## NPN SILICON ANNULAR AMPLIFIER TRANSISTOR

... designed for general-purpose, high-voltage amplifier and driver applications.

- High Power Dissipation —  $P_D = 10 \text{ W}$  @  $T_C = 25^\circ\text{C}$
- Complement to PNP MPS-U52

## NPN SILICON AMPLIFIER TRANSISTOR

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}$	40	Vdc
Collector-Base Voltage	$V_{CB}$	60	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0	Vdc
Collector Current — Continuous	$I_C$	800	mA dc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	1.0 8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	10 80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ\text{C/W}$

### ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

### OFF CHARACTERISTICS



Collector-Emitter Breakdown Voltage ( $I_C = 1.0 \text{ mA dc}$ , $I_B = 0$ )	$BV_{CEO}$	40	-	Vdc
Collector-Base Breakdown Voltage ( $I_C = 100 \mu\text{A dc}$ , $I_E = 0$ )	$BV_{CBO}$	60	-	Vdc
Collector Cutoff Current ( $V_{CB} = 40 \text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	-	100	nA dc

### ON CHARACTERISTICS

DC Current Gain ( $I_C = 10 \text{ mA dc}$ , $V_{CE} = 10 \text{ Vdc}$ )	$h_{FE}$	50	-	-
( $I_C = 150 \text{ mA dc}$ , $V_{CE} = 10 \text{ Vdc}$ )		50	300	
( $I_C = 500 \text{ mA dc}$ , $V_{CE} = 10 \text{ Vdc}$ )		30	-	
Collector-Emitter Saturation Voltage ( $I_C = 150 \text{ mA dc}$ , $I_B = 15 \text{ mA dc}$ )	$V_{CE(sat)}$	-	0.4	Vdc
Base-Emitter Saturation Voltage ( $I_C = 150 \text{ mA dc}$ , $I_B = 15 \text{ mA dc}$ )	$V_{BE(sat)}$	-	1.3	Vdc

### DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ( $I_C = 20 \text{ mA dc}$ , $V_{CE} = 20 \text{ Vdc}$ , $f = 100 \text{ MHz}$ )	$f_T$	100	-	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 100 \text{ kHz}$ )	$C_{ob}$	-	20	pF



STYLE 1:  
PIN 1. EMITTER  
2. BASE  
3. COLLECTOR  
(COLLECTOR CONNECTED  
TO TAB)

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

FIGURE 1 — NORMALIZED DC CURRENT GAIN





FIGURE 3 — BASE-EMITTER VOLTAGE  
versus COLLECTOR CURRENTFIGURE 5 — CURRENT-GAIN-BANDWIDTH PRODUCT  
versus COLLECTOR CURRENTFIGURE 2 — COLLECTOR-EMITTER  
SATURATION VOLTAGE versus BASE CURRENT

FIGURE 4 — CAPACITANCE versus VOLTAGE





FIGURE 6 — ACTIVE REGION DC SAFE OPERATING AREA




**MOTOROLA**
**MPS-U03**  
**MPS-U04**
**1.3**

# **NPN SILICON ANNULAR HIGH VOLTAGE AMPLIFIER TRANSISTORS**

... designed for horizontal drive applications, high-voltage linear amplifiers, and high-voltage transistor regulators.

- High Collector-Emitter Breakdown Voltage –  
 $V_{CEO} = 180 \text{ Vdc (Min) @ } I_C = 1 \text{ mAdc} - \text{MPS-U04}$
- Low Collector-Emitter Saturation Voltage –  
 $V_{CE(sat)} = 0.5 \text{ Vdc (Max) @ } I_C = 200 \text{ mAdc}$
- High Power Dissipation –  
 $P_D = 10 \text{ W @ } T_C = 25^\circ\text{C}$

## **NPN SILICON AMPLIFIER TRANSISTORS**




### **MAXIMUM RATINGS**

Rating	Symbol	MPS-U03	MPS-U04	Unit
Collector-Emitter Voltage	$V_{CEO}$	120	180	Vdc
Collector-Base Voltage	$V_{CB}$	120	180	Vdc
Emitter-Base Voltage	$V_{EB}$	5		Vdc
Collector Current	$I_C$	1		Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate Above $25^\circ\text{C}$	$P_D$	1	8	Watts mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate Above $25^\circ\text{C}$	$P_D$	10	80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150		$^\circ\text{C}$
Solder Temperature, 1/16" From Case for 10 Seconds	—	260		$^\circ\text{C}$

### **THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$


**STYLE 1:**

- PIN 1. EMITTER  
 2. BASE  
 3. COLLECTOR  
 (COLLECTOR CONNECTED  
 TO TAB)

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC 0.100 BSC			
H	3.94	4.19	0.155	0.165
J	0.38	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC 0.200 BSC			
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

**CASE 152-02**

ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Breakdown Voltage ( $I_C = 1.0 \text{ mA}$ , $I_B = 0$ )	$BV_{CEO}$	120 180	—	Vdc
Collector-Base Breakdown Voltage ( $I_C = 100 \text{ }\mu\text{A}$ , $I_E = 0$ )	$BV_{CBO}$	120 180	—	Vdc
Emitter-Base Breakdown Voltage ( $I_E = 100 \text{ }\mu\text{A}$ , $I_C = 0$ )	$BV_{EBO}$	5.0	—	Vdc
Collector Cutoff Current ( $V_{CB} = 100 \text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 150 \text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	— —	0.1 0.1	$\mu\text{A}$

**ON CHARACTERISTICS (1)**

DC Current Gain ( $I_C = 10 \text{ mA}$ , $V_{CE} = 10 \text{ Vdc}$ )	$h_{FE}$	40	—	—
Collector-Emitter Saturation Voltage ( $I_C = 200 \text{ mA}$ , $I_B = 20 \text{ mA}$ )	$V_{CE(sat)}$	—	0.5	Vdc
Base-Emitter On Voltage ( $I_C = 200 \text{ mA}$ , $V_{CE} = 1.0 \text{ Vdc}$ )	$V_{BE(on)}$	—	1.0	Vdc

**DYNAMIC CHARACTERISTICS**

Current-Gain-Bandwidth Product ( $I_C = 50 \text{ mA}$ , $V_{CE} = 20 \text{ Vdc}$ , $f = 20 \text{ MHz}$ )	$f_T$	35	—	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 100 \text{ kHz}$ )	$C_{ob}$	—	12	pF
Input Capacitance ( $V_{BE} = 0.5 \text{ Vdc}$ , $I_C = 0$ , $f = 100 \text{ kHz}$ )	$C_{ib}$	—	110	pF

(1) Pulse Test: Pulse Width  $< 300 \text{ }\mu\text{s}$ , Duty Cycle  $< 2.0\%$ .

## TYPICAL CHARACTERISTICS

FIGURE 1 — CURRENT-GAIN — BANDWIDTH PRODUCT





FIGURE 2 — CAPACITANCE



## TYPICAL CHARACTERISTICS (Continued)

FIGURE 3 — DC CURRENT GAIN




FIGURE 4 — "ON" VOLTAGE




FIGURE 5 — COLLECTOR SATURATION REGION




FIGURE 6 — TEMPERATURE COEFFICIENTS




FIGURE 7 — COLLECTOR CHARACTERISTICS





FIGURE 8 — COLLECTOR CUTOFF REGION





## TYPICAL CHARACTERISTICS (Continued)

FIGURE 9 – THERMAL RESPONSE





FIGURE 10 – ACTIVE REGION SAFE-OPERATING AREA




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 10 is based on  $T_C = 25^\circ\text{C}$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 10 may be found at any case temperature by using the appropriate curve on Figure 11.

$T_{J(pk)}$  may be calculated from the data in Figure 9. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 11 – POWER DERATING




**MOTOROLA**
**MPS-U05**
**MPS-U06**
**1.3**

# NPN SILICON ANNULAR AMPLIFIER TRANSISTORS

... designed for general-purpose, high-voltage amplifier and driver applications.

- High Collector-Emitter Breakdown Voltage –  
 $BV_{CEO} = 60 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc} - \text{MPS-U05}$   
 $80 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc} - \text{MPS-U06}$
- High Power Dissipation –  $P_D = 10 \text{ W @ } T_C = 25^\circ\text{C}$
- Complements to PNP MPS-U55 and MPS-U56

# NPN SILICON AMPLIFIER TRANSISTORS




## MAXIMUM RATINGS

Rating	Symbol	MPS-U05	MPS-U06	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$		4.0	Vdc
Collector Current – Continuous	$I_C$		2.0	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	10 8.0		Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	10 80		Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150		$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ\text{C/W}$



STYLE 1:  
PIN 1. EMITTER  
2. BASE  
3. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC 0.100 BSC			
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC 0.200 BSC			
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055





CASE 152-02

# MPS-U05, MPS-U06

## ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Breakdown Voltage ( $I_C = 1.0\text{ mA}$ , $I_B = 0$ )	$BV_{CEO}$	60 80	— —	— —	Vdc
Emitter-Base Breakdown Voltage ( $I_E = 100\text{ }\mu\text{A}$ , $I_C = 0$ )	$BV_{EBO}$	4.0	—	—	Vdc
Collector Cutoff Current ( $V_{CB} = 40\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 60\text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	— —	— —	100 100	nAdc
<b>ON CHARACTERISTICS</b>					
DC Current Gain (1) ( $I_C = 50\text{ mA}$ , $V_{CE} = 1.0\text{ Vdc}$ ) ( $I_C = 250\text{ mA}$ , $V_{CE} = 1.0\text{ Vdc}$ ) ( $I_C = 500\text{ mA}$ , $V_{CE} = 1.0\text{ Vdc}$ )	$h_{FE}$	80 60 —	125 100 55	— — —	—
Collector-Emitter Saturation Voltage(1) ( $I_C = 250\text{ mA}$ , $I_B = 10\text{ mA}$ ) ( $I_C = 250\text{ mA}$ , $I_B = 25\text{ mA}$ )	$V_{CE(sat)}$	— —	0.18 0.1	0.4 —	Vdc
Base-Emitter On Voltage (1) ( $I_C = 250\text{ mA}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$V_{BE(on)}$	—	0.74	1.2	Vdc
<b>SMALL-SIGNAL CHARACTERISTICS</b>					
Current-Gain–Bandwidth Product (1) ( $I_C = 250\text{ mA}$ , $V_{CE} = 5.0\text{ Vdc}$ , $f = 100\text{ MHz}$ )	$f_T$	50	150	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 100\text{ kHz}$ )	$C_{ob}$	—	6.0	12	pF

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .



There are two limitations on the power handling ability of a transistor: junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.




**MOTOROLA**
**MPS - U07**
**1.3**

# NPN SILICON ANNULAR AMPLIFIER TRANSISTOR

... designed for general-purpose, high-voltage amplifier and driver applications.

- High Collector-Emitter Breakdown Voltage —  $BV_{CEO} = 100 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc}$
- High Power Dissipation —  $P_D = 10 \text{ W @ } T_C = 25^\circ\text{C}$
- Complement to PNP MPS-U57

# NPN SILICON AMPLIFIER TRANSISTOR



STYLE 1:  
PIN 1. EMITTER  
2. BASE  
3. COLLECTOR

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}$	100	Vdc
Collector-Base Voltage	$V_{CB}$	100	Vdc
Emitter-Base Voltage	$V_{EB}$	4.0	Vdc
Collector Current — Continuous	$I_C$	2.0	Adc
Total Power Dissipation, @ $T_A = 25^\circ\text{C}$	$P_D$	1.0	Watt
Derate above $25^\circ\text{C}$		8.0	mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	10	Watts
Derate above $25^\circ\text{C}$		80	mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_{J, T_{stg}}$	-55 to +150	$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ\text{C/W}$

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Breakdown Voltage (1) ( $I_C = 1.0\text{ mA}$ , $I_B = 0$ )	$BV_{CEO}$	100	—	—	Vdc
Emitter-Base Breakdown Voltage ( $I_E = 100\text{ }\mu\text{A}$ , $I_C = 0$ )	$BV_{EBO}$	4.0	—	—	Vdc
Collector Cutoff Current ( $V_{CB} = 80\text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	—	—	100	nAdc
<b>ON CHARACTERISTICS</b>					
DC Current Gain (1) ( $I_C = 50\text{ mA}$ , $V_{CE} = 1.0\text{ Vdc}$ ) ( $I_C = 250\text{ mA}$ , $V_{CE} = 1.0\text{ Vdc}$ ) ( $I_C = 500\text{ mA}$ , $V_{CE} = 1.0\text{ Vdc}$ )	$h_{FE}$	60 30 —	110 65 33	— — —	—
Collector-Emitter Saturation Voltage (1) ( $I_C = 250\text{ mA}$ , $I_B = 10\text{ mA}$ ) ( $I_C = 250\text{ mA}$ , $I_B = 25\text{ mA}$ )	$V_{CE(sat)}$	— —	0.18 0.1	0.4 —	Vdc
Base-Emitter On Voltage (1) ( $I_C = 250\text{ mA}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$V_{BE(on)}$	—	0.76	1.2	Vdc
<b>SMALL-SIGNAL CHARACTERISTICS</b>					
Current-Gain—Bandwidth Product (1) ( $I_C = 250\text{ mA}$ , $V_{CE} = 5.0\text{ Vdc}$ , $f = 100\text{ MHz}$ )	$f_T$	50	150	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 100\text{ kHz}$ )	$C_{ob}$	—	6.0	12	pF

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — "ON" VOLTAGES




FIGURE 3 — DC SAFE OPERATING AREA





FIGURE 4 — CURRENT-GAIN—BANDWIDTH PRODUCT



There are two limitations on the power handling ability of a transistor: junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on  $T_J(pk) = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



**MOTOROLA**
**MPS - U10**
**1.3**

# **NPN SILICON ANNULAR TRANSISTOR**

... designed for high-voltage video and luminance output stages in TV receivers.

- High Collector-Emitter Breakdown Voltage –  
 $BV_{CEO} = 300 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc}$
- Low Collector-Emitter Saturation Voltage –  
 $V_{CE(sat)} = 0.75 \text{ Vdc (Max) @ } I_C = 30 \text{ mAdc}$
- Low Collector-Base Capacitance –  
 $C_{cb} = 3.0 \text{ pF (Max) @ } V_{CB} = 20 \text{ Vdc}$

## **NPN SILICON HIGH VOLTAGE AMPLIFIER TRANSISTOR**



STYLE 1:  
PIN 1. EMITTER  
2. BASE  
3. COLLECTOR.

## **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}$	300	Vdc
Collector-Base Voltage	$V_{CB}$	300	Vdc
Emitter-Base Voltage	$V_{EB}$	6.0	Vdc
Collector Current – Continuous	$I_C$	0.5	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	1.0 8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	10 80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$

## **THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA(1)}$	125	$^\circ\text{C/W}$

(1)  $R_{\theta JA}$  is measured with the device soldered into a typical printed circuit board.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02




ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Breakdown Voltage (1) ( $I_C = 1.0\text{ mA}$ , $I_B = 0$ )	$BV_{CEO}$	300	—	Vdc
Collector-Base Breakdown Voltage ( $I_C = 100\text{ }\mu\text{A}$ , $I_E = 0$ )	$BV_{CBO}$	300	—	Vdc
Emitter-Base Breakdown Voltage ( $I_E = 100\text{ }\mu\text{A}$ , $I_C = 0$ )	$BV_{EBO}$	6.0	—	Vdc
Collector Cutoff Current ( $V_{CB} = 200\text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	—	0.2	$\mu\text{A}$
Emitter Cutoff Current ( $V_{BE} = 6.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	0.1	$\mu\text{A}$
<b>ON CHARACTERISTICS</b>				
DC Current Gain ( $I_C = 1.0\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ ) ( $I_C = 10\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ ) ( $I_C = 30\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ )	$h_{FE}$	25 40 40	— — —	—
Collector-Emitter Saturation Voltage ( $I_C = 30\text{ mA}$ , $I_B = 3.0\text{ mA}$ )	$V_{CE(sat)}$	—	0.75	Vdc
Base-Emitter On Voltage ( $I_C = 30\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ )	$V_{BE(on)}$	—	0.85	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current-Gain-Bandwidth Product (1) ( $I_C = 10\text{ mA}$ , $V_{CE} = 20\text{ Vdc}$ , $f = 100\text{ MHz}$ )	$f_T$	45	—	MHz
Collector-Base Capacitance ( $V_{CB} = 20\text{ Vdc}$ , $I_E = 0$ , $f = 1.0\text{ MHz}$ )	$C_{cb}$	—	3.0	pF

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

FIGURE 1 — DC SAFE OPERATING AREA



The Safe Operating Area Curves indicate  $I_C$ — $V_{CE}$  limits below which the device will not enter second breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum  $T_J$ , power-temperature derating must be observed for both steady state and pulse power conditions.

FIGURE 2 - DC CURRENT GAIN




FIGURE 3 - CAPACITANCES




FIGURE 4 - CURRENT-GAIN-BANDWIDTH PRODUCT





FIGURE 5 - "ON" VOLTAGES





## NPN SILICON ANNULAR RF TRANSISTOR


... designed for use in Citizen-Band and other high-frequency communications equipment operating to 30 MHz. Higher breakdown voltages allow a high percentage of up-modulation in AM circuits. This device is designed to be used with the MPS8000 driver and the MPS8001 RF oscillator.

- Output Power = 3.5 W (Min) @  $V_{CC} = 13.6$  Vdc
- Power Gain = 11.5 dB (Min)
- High Collector-Emitter Breakdown Voltage —  
 $BV_{CES} \geq 65$  Vdc
- DC Current Gain —  
Linear to 500 mAdc

3.5 W — 27 MHz

RF POWER OUTPUT  
TRANSISTOR

NPN SILICON




## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CES}$	65	Vdc
Emitter-Base Voltage	$V_{EB}$	3.0	Vdc
Collector Current — Continuous	$I_C$	500	mA dc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	1.0 8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	10 80	Watt mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JA}$	12.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA(1)}$	125	$^\circ\text{C/W}$

(1)  $R_{\theta JA}$  is measured with the device soldered into a typical printed circuit board.



STYLE 1:  
PIN 1. EMITTER  
2. BASE  
3. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage (1) (I <sub>C</sub> = 150 mA dc, V <sub>BE</sub> = 0)	BV <sub>CE</sub> S	65	—	—	V <sub>dc</sub>
Emitter-Base Breakdown Voltage (I <sub>E</sub> = 1.0 mA dc, I <sub>C</sub> = 0)	BV <sub>EB</sub> O	3.0	—	—	V <sub>dc</sub>
Collector Cutoff Current (V <sub>CB</sub> = 50 V <sub>dc</sub> , I <sub>E</sub> = 0)	I <sub>CBO</sub>	—	—	0.01	mA dc
ON CHARACTERISTICS					
DC Current Gain (2) (I <sub>C</sub> = 100 mA dc, V <sub>CE</sub> = 10 V <sub>dc</sub> )	h <sub>FE</sub>	10	—	—	—
DYNAMIC CHARACTERISTICS					
Output Capacitance (V <sub>CB</sub> = 12 V <sub>dc</sub> , I <sub>E</sub> = 0, f = 1.0 MHz)	C <sub>ob</sub>	—	—	40	pF
FUNCTIONAL TEST (Figure 1)					
Common-Emitter Amplifier Power Gain (P <sub>out</sub> = 3.5 W, V <sub>CC</sub> = 13.6 V <sub>dc</sub> , f = 27 MHz)	G <sub>pE</sub>	11.5	—	—	dB
Output Power (P <sub>in</sub> = 250 mW, V <sub>CC</sub> = 13.6 V <sub>dc</sub> , f = 27 MHz)	P <sub>out</sub>	3.5	—	—	Watts
Collector Efficiency (3) (P <sub>out</sub> = 3.5 W, V <sub>CC</sub> = 13.6 V <sub>dc</sub> , f = 27 MHz)	η	—	70	—	%
Percentage Up-Modulation (4) (f = 27 MHz)	—	—	85	—	%


- (1) Pulsed thru a 25 mH Inductor  
(2) Pulse Test: Pulse Width ≤ 300 μs,  
Duty Cycle ≤ 2.0%.

(3)  $\eta = \frac{P_{out}}{P_{in}} \cdot 100$

- (4) Percentage Up-Modulation is measured in the test circuit (Figure 1) by setting the Carrier Power (P<sub>C</sub>) to 3.5 Watts with V<sub>CC</sub> = 13.6 V<sub>dc</sub> and noting the power input. Then the Peak Envelope Power (PEP) is noted after doubling the original power input to simulate driver modulation (at a 25% duty cycle for thermal considerations) and raising the V<sub>CC</sub> to 25 V<sub>dc</sub> (to simulate the modulating voltage). Percentage Up-Modulation is then determined by the relation:

Percentage Up-Modulation =  $\left[ \left( \frac{PEP}{P_C} \right)^{1/2} - 1 \right] \cdot 100$

FIGURE 1 – 27 MHz TEST CIRCUIT



- C1, C2 9.0-180 pF ARCO 463 or Equivalent  
C3, C4 5.0-80 pF ARCO 462 or Equivalent  
C5 0.02 μF Ceramic Disc  
C6 0.1 μF Ceramic Disc  
RFC1 4 Turns #30 Enameled Wire Wound on  
Ferroxcube Bead Type 56-590-65/38  
RFC2 26 Turns #22 Enameled Wire (2 Layers -  
13 Turns Each Layer) 1/4" Inner Diameter  
L1 0.22 μH Molded Choke  
L2 0.68 μH Molded Choke

## POWER OUTPUT

1.3



FIGURE 2 -  $V_{CC} = 12.5 \text{ Vdc}$ FIGURE 3 -  $V_{CC} = 13.6 \text{ Vdc}$ 

FIGURE 4 - CURRENT GAIN - BANDWIDTH PRODUCT




FIGURE 5 - CAPACITANCE




FIGURE 6 - DC CURRENT GAIN





FIGURE 7 - ON VOLTAGES





# MOTOROLA

# MPS - U45

# 1.3

## NPN SILICON DARLINGTON AMPLIFIER TRANSISTOR

... designed for amplifier and driver applications.

- High DC Current Gain —  
 $h_{FE} = 25,000$  (Min) @  $I_C = 200$  mAdc  
 $15,000$  (Min) @  $I_C = 500$  mAdc
- Collector-Emitter Breakdown Voltage —  
 $BV_{CES} = 40$  Vdc (Min) @  $I_C = 100$   $\mu$ Adc
- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 1.5$  Vdc @  $I_C = 1.0$  Adc
- Monolithic Construction for High Reliability
- Complement to PNP MPS-U95

## NPN SILICON DARLINGTON TRANSISTOR




### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO(1)}$	40	Vdc
Collector-Emitter Voltage	$V_{CES}$	40	Vdc
Collector-Base Voltage	$V_{CB}$	50	Vdc
Emitter-Base Voltage	$V_{EB}$	12	Vdc
Collector Current	$I_C$	2.0	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	1.0 8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	10 80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C}/\text{W}$

(1) Due to the monolithic construction of this device, breakdown voltages of both transistor elements are identical.  $BV_{CES}$  is tested in lieu of  $BV_{CEO}$  in order to avoid errors caused by noise pickup. The voltage measured during the  $BV_{CES}$  test is the  $BV_{CEO}$  of the output transistor.



STYLE 1:  
PIN 1, EMITTER  
2, BASE  
3, COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.35	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02



ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Breakdown Voltage ( $I_C = 100\ \mu\text{Adc}$ , $V_{BE} = 0$ )	$BV_{CES}$	40	—	—	Vdc
Collector-Base Breakdown Voltage ( $I_C = 100\ \mu\text{Adc}$ , $I_E = 0$ )	$BV_{CBO}$	50	—	—	Vdc
Emitter-Base Breakdown Voltage ( $I_E = 10\ \mu\text{Adc}$ , $I_C = 0$ )	$BV_{EBO}$	12	—	—	Vdc
Collector Cutoff Current ( $V_{CB} = 30\ \text{Vdc}$ , $I_E = 0$ )	$I_{CBO}$	—	—	100	nAdc
Emitter Cutoff Current ( $V_{EB} = 10\ \text{Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	100	nAdc

**ON CHARACTERISTICS(1)**

DC Current Gain ( $I_C = 200\ \text{mAdc}$ , $V_{CE} = 5.0\ \text{Vdc}$ ) ( $I_C = 500\ \text{mAdc}$ , $V_{CE} = 5.0\ \text{Vdc}$ ) ( $I_C = 1.0\ \text{Adc}$ , $V_{CE} = 5.0\ \text{Vdc}$ )	$h_{FE}$	25,000 15,000 4,000	65,000 35,000 12,000	150,000 — —	
Collector-Emitter Saturation Voltage ( $I_C = 1.0\ \text{Adc}$ , $I_B = 2.0\ \text{mAdc}$ )	$V_{CE(sat)}$	—	1.2	1.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 1.0\ \text{Adc}$ , $I_B = 2.0\ \text{mAdc}$ )	$V_{BE(sat)}$	—	1.85	2.0	Vdc
Base-Emitter On Voltage ( $I_C = 1.0\ \text{Adc}$ , $V_{CE} = 5.0\ \text{Vdc}$ )	$V_{BE(on)}$	—	1.7	2.0	Vdc

**DYNAMIC CHARACTERISTICS**

Small-Signal Current Gain (1) ( $I_C = 200\ \text{mAdc}$ , $V_{CE} = 5.0\ \text{Vdc}$ , $f = 100\ \text{MHz}$ )	$ h_{fe} $	1.0	3.2	—	—
Collector Base Capacitance ( $V_{CB} = 10\ \text{Vdc}$ , $I_E = 0$ , $f = 1.0\ \text{MHz}$ )	$C_{cb}$	—	2.5	6.0	pF

(1) Pulse Test: Pulse Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

Uni-watt darlington transistors can be used in any number of low power applications, such as relay drivers, motor control and as general purpose amplifiers. As an audio amplifier these devices, when used as a complementary pair, can drive 3.5 watts into a 3.2 ohm speaker using a 14 volt supply with less than one per cent distortion. Because of the high gain the base drive requirement is as low as 1 mA in this application. They are also useful as power drivers for high current application such as voltage regulators.

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – SMALL-SIGNAL CURRENT GAIN




FIGURE 3 – "ON" VOLTAGES




FIGURE 4 – TEMPERATURE COEFFICIENT





FIGURE 5 – DC SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

# MPS - U51

# MPS - U51A



**MOTOROLA**

**1.3**

## PNP SILICON ANNULAR TRANSISTORS

... designed for complementary symmetry audio circuits to 5 Watts output.

- Excellent Current Gain Linearity – 1.0 mA to 1.0 A
- Low Collector-Emitter Saturation Voltage –  
 $V_{CE(sat)} = 0.7 \text{ Vdc (Max) @ } I_C = 1.0 \text{ Adc}$
- Complements to NPN MPS-U01 and MPS-U01A
- Uniwatt Package for Excellent Thermal Properties –  
1.0 Watt @  $T_A = 25^\circ\text{C}$


## MAXIMUM RATINGS

Rating	Symbol	MPS-U51	MPS-U51A	Unit
Collector-Emitter Voltage	$V_{CEO}$	30	40	Vdc
Collector-Base Voltage	$V_{CB}$	40	50	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0		Vdc
Collector Current – Continuous	$I_C$	2.0		Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	1.0	8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	10	80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150		$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ\text{C/W}$

## PNP SILICON AUDIO TRANSISTORS



STYLE 1:  
PIN 1. EMITTER  
2. BASE  
3. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

# MPS-U51,MPS-U51A

## ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Breakdown Voltage ( $I_C = 1.0\text{ mA}$ , $I_B = 0$ )	$BV_{CEO}$	30 40	—	Vdc
Collector-Base Breakdown Voltage ( $I_C = 100\text{ }\mu\text{A}$ , $I_E = 0$ )	$BV_{CBO}$	40 50	—	Vdc
Emitter-Base Breakdown Voltage ( $I_E = 100\text{ }\mu\text{A}$ , $I_C = 0$ )	$BV_{EBO}$	50	—	Vdc
Collector Cutoff Current ( $V_{CB} = 30\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 40\text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	—	0.1 0.1	$\mu\text{Adc}$
Emitter Cutoff Current ( $V_{BE} = 3.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	0.1	$\mu\text{Adc}$
<b>ON CHARACTERISTICS(1)</b>				
DC Current Gain ( $I_C = 10\text{ mA}$ , $V_{CE} = 1.0\text{ Vdc}$ ) ( $I_C = 100\text{ mA}$ , $V_{CE} = 1.0\text{ Vdc}$ ) ( $I_C = 1.0\text{ A}$ , $V_{CE} = 1.0\text{ Vdc}$ )	$h_{FE}$	55 60 50	— — —	
Collector-Emitter Saturation Voltage ( $I_C = 1.0\text{ A}$ , $I_B = 0.1\text{ A}$ )	$V_{CE(sat)}$	—	0.7	Vdc
Base-Emitter On Voltage ( $I_C = 1.0\text{ A}$ , $V_{CE} = 1.0\text{ Vdc}$ )	$V_{BE(on)}$	—	1.2	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current Gain-Bandwidth Product ( $I_C = 50\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 20\text{ MHz}$ )	$f_T$	50	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 100\text{ kHz}$ )	$C_{ob}$	—	30	pF

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — "ON" VOLTAGES





FIGURE 3 — DC SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on  $T_J(pk) = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



## PNP SILICON ANNULAR TRANSISTOR

... designed for general-purpose amplifier and driver applications.

- Complement to NPN MPS-U02

## PNP SILICON AMPLIFIER TRANSISTOR

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}$	40	Vdc
Collector-Base Voltage	$V_{CB}$	60	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0	Vdc
Collector Current - Continuous	$I_C$	1.5	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.0	Watt
Derate above $25^\circ\text{C}$		8.0	mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	10	Watts
Derate above $25^\circ\text{C}$		80	mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ\text{C}/\text{W}$

### ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

#### OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage ( $I_C = 1.0 \text{ mAdc}$ , $I_B = 0$ )	$BV_{CEO}$	40	-	Vdc
Collector-Base Breakdown Voltage ( $I_C = 100 \mu\text{A}$ , $I_E = 0$ )	$BV_{CBO}$	60	-	Vdc
Collector Cutoff Current ( $V_{CB} = 40 \text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	-	100	nAde

#### ON CHARACTERISTICS (2)



DC Current Gain ( $I_C = 10 \text{ mAde}$ , $V_{CE} = 10 \text{ Vdc}$ ) ( $I_C = 150 \text{ mAde}$ , $V_{CE} = 10 \text{ Vdc}$ ) ( $I_C = 500 \text{ mAde}$ , $V_{CE} = 10 \text{ Vdc}$ )	$h_{FE}$	50 50 30	- 300 -	-
Collector-Emitter Saturation Voltage ( $I_C = 150 \text{ mAde}$ , $I_B = 15 \text{ mAde}$ )	$V_{CE(sat)}$	-	0.4	Vdc
Base-Emitter Saturation Voltage ( $I_C = 150 \text{ mAde}$ , $I_B = 15 \text{ mAde}$ )	$V_{BE(sat)}$	-	1.3	Vdc

#### DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product (2) ( $I_C = 20 \text{ mAde}$ , $V_{CE} = 20 \text{ Vdc}$ , $f = 100 \text{ MHz}$ )	$f_T$	100	-	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 100 \text{ kHz}$ )	$C_{ob}$	-	24	pF

(1)  $R_{\theta JA}$  is measured with device soldered into a typical printed circuit board

(2) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$



STYLE 1:  
PIN 1. EMITTER  
2. BASE  
3. COLLECTOR

DIM	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.016	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – “ON” VOLTAGES




FIGURE 3 – COLLECTOR SATURATION REGION




FIGURE 4 – DC SAFE OPERATING AREA




FIGURE 5 – CURRENT-GAIN BANDWIDTH PRODUCT





FIGURE 6 – CAPACITANCE





# MPS - U55 MPS - U56



**MOTOROLA**

1.3

## PNP SILICON ANNULAR AMPLIFIER TRANSISTORS

... designed for general-purpose, high-voltage amplifier and driver applications.

- High Collector-Emitter Breakdown Voltage –  
 $V_{CE0} = 60 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc} - \text{MPS-U55}$   
 $80 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc} - \text{MPS-U56}$
- High Power Dissipation –  $P_D = 10 \text{ W @ } T_C = 25^\circ\text{C}$
- Complements to NPN MPS-U05 and MPS-U06

## PNP SILICON AMPLIFIER TRANSISTORS




### MAXIMUM RATINGS

Rating	Symbol	MPS-U55	MPS-U56	Unit
Collector-Emitter Voltage	$V_{CE0}$	60	80	Vdc
Collector-Base Voltage	$V_{CB}$	60	80	Vdc
Emitter-Base Voltage	$V_{EB}$	4.0		Vdc
Collector Current – Continuous	$I_C$	2.0		Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	1.0 8.0		Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	10 80		Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150		$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}(1)$	125	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$

(1)  $R_{\theta JA}$  is measured with the device soldered into a typical printed circuit board.



STYLE 1  
PIN 1 EMITTER  
2 BASE  
3 COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	5.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.19	3.33	0.125	0.131
G	2.54 BSC 0.100 BSC			
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.87	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC 0.200 BSC			
Q	2.35	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

Collector Connected  
to Tab  
CASE 152-02

# MPS-U55, MPS-U56

## ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage <sup>(1)</sup> ( $I_C = 1.0 \text{ mA}$ , $I_B = 0$ )	MPS-U55 MPS-U56	$BV_{CEO}$	60 80	— —	Vdc
Emitter-Base Breakdown Voltage ( $I_E = 100 \mu\text{A}$ , $I_C = 0$ )		$BV_{EBO}$	4.0	—	Vdc
Collector Cutoff Current ( $V_{CB} = 40 \text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 60 \text{ Vdc}$ , $I_E = 0$ )	MPS-U55 MPS-U56	$I_{CBO}$	— —	— 100	nAdc

### ON CHARACTERISTICS

DC Current Gain (1) ( $I_C = 50 \text{ mA}$ , $V_{CE} = 1.0 \text{ Vdc}$ ) ( $I_C = 250 \text{ mA}$ , $V_{CE} = 1.0 \text{ Vdc}$ ) ( $I_C = 500 \text{ mA}$ , $V_{CE} = 1.0 \text{ Vdc}$ )		$h_{FE}$	80 50 —	160 130 80	—
Collector-Emitter Saturation Voltage <sup>(1)</sup> ( $I_C = 250 \text{ mA}$ , $I_B = 10 \text{ mA}$ ) ( $I_C = 250 \text{ mA}$ , $I_B = 25 \text{ mA}$ )		$V_{CE(sat)}$	— —	0.22 0.15	0.5
Base-Emitter On Voltage (1) ( $I_C = 250 \text{ mA}$ , $V_{CE} = 5.0 \text{ Vdc}$ )		$V_{BE(on)}$	—	0.78	1.2

### SMALL-SIGNAL CHARACTERISTICS

Current-Gain-Bandwidth Product (1) ( $I_C = 250 \text{ mA}$ , $V_{CE} = 5.0 \text{ Vdc}$ , $f = 100 \text{ MHz}$ )		$f_T$	50	100	—
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 100 \text{ kHz}$ )		$C_{ob}$	—	10	15

(1) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — "ON" VOLTAGES




FIGURE 3 — ACTIVE-REGION SAFE OPERATING AREA





FIGURE 4 — CURRENT-GAIN-BANDWIDTH PRODUCT



There are two limitations on the power handling ability of a transistor: junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



### PNP SILICON ANNULAR AMPLIFIER TRANSISTOR

... designed for general-purpose, high-voltage amplifier and driver applications.

- High Collector-Emitter Breakdown Voltage –  $V_{CE0} = 100 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc}$
- High Power Dissipation –  $P_D = 10 \text{ W @ } T_C = 25^\circ\text{C}$
- Complement to NPN MPS-U07

### AMPLIFIER TRANSISTOR PNP SILICON




#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CE0}$	100	Vdc
Collector-Base Voltage	$V_{CB}$	100	Vdc
Emitter-Base Voltage	$V_{EB}$	4.0	Vdc
Collector Current Continuous	$I_C$	2.0	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	1.0 8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	10 80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ\text{C/W}$



STYLE 1:  
PIN 1. EMITTER  
2. BASE  
3. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
E	3.18	3.33	0.125	0.131
F	2.54 BSC		0.100 BSC	
G	3.54	4.19	0.155	0.165
H	0.36	0.41	0.014	0.016
I	12.07	12.70	0.475	0.500
J	25.02	25.53	0.985	1.005
K	5.08 BSC		0.200 BSC	
L	2.39	2.69	0.094	0.106
M	1.14	1.40	0.045	0.055

CASE 152-02

ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

## OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage (1) ( $I_C = 1.0\text{ mA}$ , $I_B = 0$ )	$BV_{CEO}$	100	—	—	Vdc
Emitter-Base Breakdown Voltage ( $I_C = 100\text{ }\mu\text{A}$ , $I_E = 0$ )	$BV_{EBO}$	4.0	—	—	Vdc
Collector Cutoff Current ( $V_{CB} = 40\text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	—	—	100	nAdc

## ON CHARACTERISTICS (1)

DC Current Gain ( $I_C = 50\text{ mA}$ , $V_{CE} = 1.0\text{ Vdc}$ ) ( $I_C = 250\text{ mA}$ , $V_{CE} = 1.0\text{ Vdc}$ ) ( $I_C = 500\text{ mA}$ , $V_{CE} = 1.0\text{ Vdc}$ )	$h_{FE}$	60 30 —	140 65 30	— — —	—
Collector-Emitter Saturation Voltage ( $I_C = 250\text{ mA}$ , $I_B = 10\text{ mA}$ ) ( $I_C = 250\text{ mA}$ , $I_B = 25\text{ mA}$ )	$V_{CE(sat)}$	— —	0.24 0.15	0.5 —	Vdc
Base-Emitter On Voltage ( $I_C = 250\text{ mA}$ , $V_{CE} = 5.0\text{ Vdc}$ )	$V_{BE(on)}$	—	0.78	1.2	Vdc

## SMALL SIGNAL CHARACTERISTICS

Current-Gain-Bandwidth Product (1) ( $I_C = 250\text{ mA}$ , $V_{CE} = 5.0\text{ Vdc}$ , $f = 100\text{ MHz}$ )	$f_T$	50	100	—	MHz
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 100\text{ kHz}$ )	$C_{ob}$	—	10	15	pF

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — "ON" VOLTAGES






FIGURE 3 — DC SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

FIGURE 4 — CURRENT-GAIN-BANDWIDTH PRODUCT



The data of Figure 3 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



## PNP SILICON ANNULAR TRANSISTOR

... designed for general-purpose applications requiring high breakdown voltages, low saturation voltages and low capacitance.

- Complement to NPN Type MPS-U10

PNP SILICON  
HIGH VOLTAGE  
TRANSISTOR

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CE0}$	300	Vdc
Collector-Base Voltage	$V_{CB}$	300	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0	Vdc
Collector Current - Continuous	$I_C$	500	mA dc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	1.0 8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	10 80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	55 to +150	$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	12.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA(1)}$	125	$^\circ\text{C/W}$

ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

## OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage (2) ( $I_C = 1.0 \text{ mA dc}$ , $I_E = 0$ )	$BV_{CE0}$	300		Vdc
Collector-Base Breakdown Voltage ( $I_C = 100 \mu\text{A dc}$ , $I_E = 0$ )	$BV_{CB0}$	300		Vdc
Emitter-Base Breakdown Voltage ( $I_E = 10 \mu\text{A dc}$ , $I_C = 0$ )	$BV_{EB0}$	5.0		Vdc
Collector Cutoff Current ( $V_{CB} = 200 \text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	—	0.2	$\mu\text{A dc}$
Emitter Cutoff Current ( $V_{EB} = 3.0 \text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$		0.1	$\mu\text{A dc}$

## ON CHARACTERISTICS



DC Current Gain (2) ( $I_C = 1.0 \text{ mA dc}$ , $V_{CE} = 10 \text{ Vdc}$ ) ( $I_C = 10 \text{ mA dc}$ , $V_{CE} = 10 \text{ Vdc}$ ) ( $I_C = 30 \text{ mA dc}$ , $V_{CE} = 10 \text{ Vdc}$ )	$h_{FE}$	25 30 30		
Collector-Emitter Saturation Voltage ( $I_C = 20 \text{ mA dc}$ , $I_E = 2.0 \text{ mA dc}$ )	$V_{CE(sat)}$	—	0.75	Vdc
Base-Emitter Saturation Voltage ( $I_C = 20 \text{ mA dc}$ , $I_E = 2.0 \text{ mA dc}$ )	$V_{BE(sat)}$	—	0.9	Vdc

## DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product (2) ( $I_C = 10 \text{ mA dc}$ , $V_{CE} = 20 \text{ Vdc}$ , $f = 100 \text{ MHz}$ )	$f_T$	60	—	MHz
Collector-Base Capacitance ( $V_{CB} = 20 \text{ Vdc}$ , $I_E = 0$ , $f = 1.0 \text{ MHz}$ )	$C_{cb}$	—	8.0	pF

(1)  $R_{\theta JA}$  is measured with the device soldered into a typical printed circuit board.

(2) Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .



STYLE 1:  
PIN 1: EMITTER  
2: BASE  
3: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC 0.100 BSC			
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08	BSC	0.200	BSC
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — CAPACITANCES




FIGURE 3 — CURRENT-GAIN-BANDWIDTH PRODUCT




FIGURE 4 — "ON" VOLTAGES





FIGURE 5 — DC SAFE OPERATING AREA







# PNP SILICON DARLINGTON AMPLIFIER TRANSISTOR

... designed for amplifier and driver applications.

- High DC Current Gain –  
 $h_{FE} = 25,000$  (Min) @  $I_C = 200$  mAdc  
 $15,000$  (Min) @  $I_C = 500$   $\mu$ Adc
- Collector-Emitter Breakdown Voltage –  
 $BV_{CES} = 40$  Vdc (Min) @  $I_C = 100$   $\mu$ Adc
- Low Collector-Emitter Saturation Voltage –  
 $V_{CE(sat)} = 1.5$  Vdc @  $I_C = 1.0$  Adc
- Monolithic Construction for High Reliability
- Complement to NPN MPS-U45

# PNP SILICON DARLINGTON TRANSISTOR



## MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}^{(1)}$	40	Vdc
Collector-Emitter Voltage	$V_{CES}$	40	Vdc
Collector-Base Voltage	$V_{CB}$	50	Vdc
Emitter-Base Voltage	$V_{EB}$	10	Vdc
Collector Current - Continuous	$I_C$	2.0	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	1.0 8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	10 80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA(2)}$	125	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$

(1) Due to the monolithic construction of this device, breakdown voltages of both transistor elements are identical.  $BV_{CES}$  is tested in lieu of  $BV_{CEO}$  in order to avoid errors caused by noise pickup. The voltage measured during the  $BV_{CES}$  test is the  $BV_{CEO}$  of the output transistor.

(2)  $R_{\theta JA}$  is measured with the device soldered into a typical printed circuit board.



STYLE 1:  
PIN 1. EMITTER  
2. BASE  
3. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.35	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.29	2.68	0.091	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Breakdown Voltage ( $I_C = 100\ \mu\text{A}$ , $V_{BE} = 0$ )	$BV_{CES}$	40	—	—	Vdc
Collector-Base Breakdown Voltage ( $I_C = 100\ \mu\text{A}$ , $I_E = 0$ )	$BV_{CBO}$	50	—	—	Vdc
Emitter-Base Breakdown Voltage ( $I_E = 10\ \mu\text{A}$ , $I_C = 0$ )	$BV_{EBO}$	10	—	—	Vdc
Collector Cutoff Current ( $V_{CB} = 30\ \text{Vdc}$ , $I_E = 0$ )	$I_{CBO}$	—	—	100	nA
Emitter Cutoff Current ( $V_{EB} = 8.0\ \text{Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	—	100	nA

**ON CHARACTERISTICS(1)**

DC Current Gain ( $I_C = 200\ \text{mA}$ , $V_{CE} = 5.0\ \text{Vdc}$ ) ( $I_C = 500\ \text{mA}$ , $V_{CE} = 5.0\ \text{Vdc}$ ) ( $I_C = 1.0\ \text{A}$ , $V_{CE} = 5.0\ \text{Vdc}$ )	$h_{FE}$	25,000 15,000 4,000	43,000 41,000 35,000	150,000 — —	—
Collector-Emitter Saturation Voltage ( $I_C = 1.0\ \text{A}$ , $I_B = 2.0\ \text{mA}$ )	$V_{CE(sat)}$	—	1.0	1.5	Vdc
Base-Emitter Saturation Voltage ( $I_C = 1.0\ \text{A}$ , $I_B = 2.0\ \text{mA}$ )	$V_{BE(sat)}$	—	1.85	2.0	Vdc
Base-Emitter On Voltage ( $I_C = 1.0\ \text{A}$ , $V_{CE} = 5.0\ \text{Vdc}$ )	$V_{BE(on)}$	—	1.7	2.0	Vdc

**DYNAMIC CHARACTERISTICS**

Small-Signal Current Gain (1) ( $I_C = 200\ \text{mA}$ , $V_{CE} = 5.0\ \text{Vdc}$ , $f = 100\ \text{MHz}$ )	$ h_{fe} $	0.5	1.6	—	—
Collector Base Capacitance ( $V_{CB} = 10\ \text{Vdc}$ , $I_E = 0$ , $f = 1.0\ \text{MHz}$ )	$C_{cb}$	—	2.5	12	pF

(1) Pulse Test: Pulse Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

Uniwell darlington transistors can be used in any number of low power applications, such as relay drivers, motor control and as general purpose amplifiers. As an audio amplifier these devices, when used as a complementary pair, can drive 3.5 watts into a 3.2 ohm speaker using a 14 volt supply with less than one per cent distortion. Because of the high gain the base drive requirement is as low as 1 mA in this application. They are also useful as power drivers for high current application such as voltage regulators.

1.3

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — SMALL-SIGNAL CURRENT GAIN




FIGURE 3 — "ON" VOLTAGES




FIGURE 4 — TEMPERATURE COEFFICIENT





FIGURE 5 — DC SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



# MOTOROLA

NPN  
**TIP29**  
TIP29A  
TIP29B  
TIP29C

PNP  
**TIP30**  
TIP30A  
TIP30B  
TIP30C

## COMPLEMENTARY SILICON PLASTIC POWER TRANSISTORS

... designed for use in general purpose amplifier and switching applications. Compact TO-220 AB package. TO-66 leadform also available.

1 AMPERE

POWER TRANSISTORS  
COMPLEMENTARY SILICON

40-60-80-100 VOLTS  
30 WATTS

1.3

### MAXIMUM RATINGS

Rating	Symbol	TIP29 TIP30	TIP29A TIP30A	TIP29B TIP30B	TIP29C TIP30C	Unit
Collector-Emitter Voltage	$V_{CE}$	40	60	80	100	Vdc
Collector-Base Voltage	$V_{CB}$	40	60	80	100	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0				Vdc
Collector Current - Continuous	$I_C$	1.0				Adc
Peak		3.0				Adc
Base Current	$I_B$	0.4				Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	30				Watts
Derate above $25^\circ\text{C}$		0.24				$\text{W}/^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	2.0				Watts
Derate above $25^\circ\text{C}$		0.016				$\text{W}/^\circ\text{C}$
Unclamped Inductive Load	E	32				mJ
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150				$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	4.167	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$

### ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 30 \text{ mA}$ , $I_B = 0$ )	TIP29, TIP30 TIP29A, TIP30A TIP29B, TIP30B TIP29C, TIP30C	$V_{CE(sus)}$	40 60 80 100	Vdc
Collector Cutoff Current ( $V_{CE} = 30 \text{ Vdc}$ , $I_B = 0$ )	TIP29, TIP29A, TIP30, TIP30A TIP29B, TIP29C, TIP30B, TIP30C	$I_{CEO}$	— — 0.3 0.3	mA
Collector Cutoff Current ( $V_{CE} = 40 \text{ Vdc}$ , $V_{EB} = 0$ )	TIP29, TIP30	$I_{CES}$	— — 200 200	$\mu\text{A}$
( $V_{CE} = 60 \text{ Vdc}$ , $V_{EB} = 0$ )	TIP29A, TIP30A		— — 200 200	
( $V_{CE} = 80 \text{ Vdc}$ , $V_{EB} = 0$ )	TIP29B, TIP30B		— — 200 200	
( $V_{CE} = 100 \text{ Vdc}$ , $V_{EB} = 0$ )	TIP29C, TIP30C		— — 200 200	
Emitter Cutoff Current ( $V_{BE} = 5.0 \text{ Vdc}$ , $I_C = 0$ )		$I_{EBO}$	— — 1.0	mA

### ON CHARACTERISTICS (1)

DC Current Gain ( $I_C = 0.2 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ ) ( $I_C = 1.0 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ )	$h_{FE}$	40 15	— 75	—
Collector-Emitter Saturation Voltage ( $I_C = 1.0 \text{ A}$ , $I_B = 125 \text{ mA}$ )	$V_{CE(sat)}$	—	0.7	Vdc
Base-Emitter On Voltage ( $I_C = 1.0 \text{ A}$ , $V_{CE} = 4.0 \text{ Vdc}$ )	$V_{BE(on)}$	—	1.3	Vdc



### DYNAMIC CHARACTERISTICS

Current Gain - Bandwidth Product (2) ( $I_C = 200 \text{ mA}$ , $V_{CE} = 10 \text{ Vdc}$ , $f_{test} = 1 \text{ MHz}$ )	$f_T$	3.0	—	MHz
Small-Signal Current Gain ( $I_C = 0.2 \text{ A}$ , $V_{CE} = 10 \text{ Vdc}$ , $f = 1 \text{ kHz}$ )	$h_{fe}$	20	—	—

(1) Pulse Test: Pulse Width  $< 300 \mu\text{s}$ , Duty Cycle  $< 2.0\%$ .

(2)  $f_T = I_{f\theta} / I_{f\theta}$

(3) This rating based on testing with  $L_C = 20 \text{ mH}$ ,  $R_{BE} = 100 \Omega$ ,  $V_{CC} = 10 \text{ V}$ ,  $I_C = 1.8 \text{ A}$ , P.R.F. = 10 Hz.



STYLE 1:  
PIN 1: BASE  
2: COLLECTOR  
3: EMITTER  
4: COLLECTOR

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
T	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
U	5.97	6.48	0.235	0.255
V	0.00	1.27	0.000	0.050
W	1.14	—	0.045	—
Z	—	2.03	—	0.080

CASE 221A-02  
TO-220AB

1.3

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – TURN-OFF TIME




FIGURE 3 – SWITCHING TIME EQUIVALENT CIRCUIT




FIGURE 4 – TURN-ON TIME





FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 150^\circ\text{C}$ . At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



# MOTOROLA

NPN	PNP
<b>TIP31</b>	<b>TIP32</b>
<b>TIP31A</b>	<b>TIP32A</b>
<b>TIP31B</b>	<b>TIP32B</b>
<b>TIP31C</b>	<b>TIP32C</b>

# 1.3

## COMPLEMENTARY SILICON PLASTIC POWER TRANSISTORS

... designed for use in general purpose amplifier and switching applications.

- Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 1.2 \text{ Vdc (Max) @ } I_C = 3.0 \text{ Adc}$
- Collector-Emitter Sustaining Voltage —  
 $V_{CEO(sus)} = 40 \text{ Vdc (Min) — TIP31, TIP32}$   
 $= 60 \text{ Vdc (Min) — TIP31A, TIP32A}$   
 $= 80 \text{ Vdc (Min) — TIP31B, TIP32B}$   
 $= 100 \text{ Vdc (Min) — TIP31C, TIP32C}$
- High Current Gain — Bandwidth Product  
 $f_T = 3.0 \text{ MHz (Min) @ } I_C = 500 \text{ mAdc}$
- Compact TO-220 AB Package
- TO-66 Leadform Also Available

### \*MAXIMUM RATINGS

Rating	Symbol	TIP31 TIP32	TIP31A TIP32A	TIP31B TIP32B	TIP31C TIP32C	Unit
Collector-Emitter Voltage	$V_{CEO}$	40	60	80	100	Vdc
Collector-Base Voltage	$V_{CB}$	40	60	80	100	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0				Vdc
Collector Current - Continuous	$I_C$	3.0				Adc
Peak		5.0				Adc
Base Current	$I_B$	1.0				Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	40				Watts
		0.32				W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	2.0				Watts
		0.016				W/ $^\circ\text{C}$
Unclamped Inductive Load Energy (1)	E	32				mJ
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150				$^\circ\text{C}$

### THERMAL CHARACTERISTICS



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.125	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$

(1)  $I_C = 1.8 \text{ A}$ ,  $L = 20 \text{ mH}$ , P.R.F. = 10 Hz,  $V_{CC} = 10 \text{ V}$ ,  $R_{BE} = 100 \Omega$ .

3 AMPERE

## POWER TRANSISTORS COMPLEMENTARY SILICON

40-60-80-100 VOLTS  
40 WATTS



STYLE 1:  
PIN 1: BASE  
2: COLLECTOR  
3: EMITTER  
4: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.80	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

CASE 221A-02  
TO-220AB




# TIP31, TIP31A, TIP31B, TIP31C, NPN, TIP32, TIP32A, TIP32B, TIP32C, PNP

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 30\text{ mAdc}$ , $I_B = 0$ )	$V_{CE(sus)}$	40 60 80 100	— — — —	Vdc
Collector Cutoff Current ( $V_{CE} = 30\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 60\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— —	0.3 0.3	mA <sub>dc</sub>
Collector Cutoff Current ( $V_{CE} = 40\text{ Vdc}$ , $V_{EB} = 0$ ) ( $V_{CE} = 60\text{ Vdc}$ , $V_{EB} = 0$ ) ( $V_{CE} = 80\text{ Vdc}$ , $V_{EB} = 0$ ) ( $V_{CE} = 100\text{ Vdc}$ , $V_{EB} = 0$ )	$I_{CES}$	— — — —	200 200 200 200	$\mu\text{A}_{dc}$
Emitter Cutoff Current ( $V_{BE} = 5.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mA <sub>dc</sub>
<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 1.0\text{ A}_{dc}$ , $V_{CE} = 4.0\text{ Vdc}$ ) ( $I_C = 3.0\text{ A}_{dc}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$h_{FE}$	25 10	— 50	—
Collector-Emitter Saturation Voltage ( $I_C = 3.0\text{ A}_{dc}$ , $I_B = 375\text{ mA}_{dc}$ )	$V_{CE(sat)}$	—	1.2	Vdc
Base-Emitter On Voltage ( $I_C = 3.0\text{ A}_{dc}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$V_{BE(on)}$	—	1.8	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Current Gain — Bandwidth Product (2) ( $I_C = 500\text{ mA}_{dc}$ , $V_{CE} = 10\text{ Vdc}$ , $f_{test} = 1\text{ MHz}$ )	$f_T$	3.0	—	MHz
Small-Signal Current Gain ( $I_C = 0.5\text{ A}_{dc}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1\text{ kHz}$ )	$ h_{fe} $	20	—	—

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .


(2)  $f_T = |h_{fe}| \cdot f_{test}$



**FIGURE 2 — SWITCHING TIME EQUIVALENT CIRCUIT**



**FIGURE 3 — TURN-ON TIME**



TIP31, TIP31A, TIP31B, TIP31C, NPN, TIP32, TIP32A, TIP32B, TIP32C, PNP

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 5 is based on  $T_J(pk) = 150^\circ\text{C}$ ,  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) \leq 150^\circ\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE



1.3

FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – "ON" VOLTAGES




FIGURE 11 – TEMPERATURE COEFFICIENTS




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – EFFECTS OF BASE-EMITTER RESISTANCE





**MOTOROLA**

**NPN**  
**TIP33**  
**TIP33A**  
**TIP33B**  
**TIP33C**

**PNP**  
**TIP34**  
**TIP34A**  
**TIP34B**  
**TIP34C**

**1.3**

**COMPLEMENTARY SILICON  
HIGH-POWER TRANSISTORS**

... for general-purpose power amplifier and switching applications.

- 10 A Collector Current
- Low Leakage Current —  $I_{CEO} = 0.7 \text{ mA}$  @ 30 and 60 V
- Excellent dc Gain —  $h_{FE} = 40 \text{ Typ}$  @ 3.0 A
- High Current Gain Bandwidth Product —  $h_{fe} = 3.0 \text{ min}$  @  $I_C = 0.5 \text{ A}$ ,  $f = 1.0 \text{ MHz}$

**MAXIMUM RATINGS**


Rating	Symbol	TIP33 TIP34	TIP33A TIP34A	TIP33B TIP34B	TIP33C TIP34C	Unit
Collector-Emitter Voltage	$V_{CEO}$	40 V	60 V	80 V	100 V	Vdc
Collector-Base Voltage	$V_{CB}$	40 V	60 V	80 V	100 V	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0				Vdc
Collector Current — Continuous	$I_C$	10				Adc
Collector Current — Peak (1)		15				Adc
Base Current — Continuous	$I_B$	3.0				Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	80				Watts
		0.64				W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150				$^\circ\text{C}$

**THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.56	$^\circ\text{C/W}$
Junction-To-Free-Air Thermal Resistance	$R_{\theta JA}$	35.7	$^\circ\text{C/W}$


(1) Pulse Test: Pulse Width = 10 ms, Duty Cycle  $\leq 10\%$ .

**FIGURE 1 — DC CURRENT GAIN**



**10 AMPERE  
COMPLEMENTARY SILICON  
POWER TRANSISTORS**

**40-100 VOLTS  
80 WATTS**




**STYLE 1:**  
1. BASE  
2. COLLECTOR  
3. EMITTER  
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.55	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.41	3.20	0.095	0.126
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166


**CASE 340-01  
TO-218AC**

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 30\text{ mA}$ , $I_B = 0$ )	$BV_{CEO}$	40 60 80 100	— — — —	Vdc
Collector-Emitter Cutoff Current ( $V_{CE} = 30\text{ V}$ , $I_B = 0$ ) ( $V_{CE} = 60\text{ V}$ , $I_B = 0$ )	$I_{CEO}$	— —	0.7 0.7	mA
Collector-Emitter Cutoff Current ( $V_{CE} = \text{Rated } V_{CEO}$ , $V_{EB} = 0$ )	$I_{CES}$	—	0.4	mA
Emitter-Base Cutoff Current ( $V_{EB} = 5.0\text{ V}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mA
<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 1.0\text{ A}$ , $V_{CE} = 4.0\text{ V}$ ) ( $I_C = 3.0\text{ A}$ , $V_{CE} = 4.0\text{ V}$ )	$h_{FE}$	40 20	— 100	—
Collector-Emitter Saturation Voltage ( $I_C = 3.0\text{ A}$ , $I_B = 0.3\text{ A}$ ) ( $I_C = 10\text{ A}$ , $I_B = 2.5\text{ A}$ )	$V_{CE(sat)}$	— —	1.0 4.0	Vdc
Base-Emitter On Voltage ( $I_C = 3.0\text{ A}$ , $V_{CE} = 4.0\text{ V}$ ) ( $I_C = 10\text{ A}$ , $V_{CE} = 4.0\text{ V}$ )	$V_{BE(on)}$	— —	1.6 3.0	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Small-Signal Current Gain ( $I_C = 0.5\text{ A}$ , $V_{CE} = 10\text{ V}$ , $f = 1.0\text{ kHz}$ )	$h_{fe}$	20	—	—
Current-Gain—Bandwidth Product (2) ( $I_C = 0.5\text{ A}$ , $V_{CE} = 10\text{ V}$ , $f = 1.0\text{ MHz}$ )	$f_T$	3.0	—	MHz

(1) Pulse Test: Pulse Width =  $300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .(2)  $f_T = (h_{fe}) \cdot f_{test}$ **FIGURE 2 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA****FORWARD BIAS**

The Forward Bias Safe Operating Area represents the voltage and current conditions these devices can withstand during forward bias. The data is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10%, and must be derated thermally for  $T_C > 25^\circ\text{C}$ .

**FIGURE 3 — MAXIMUM RATED REVERSE BIAS SAFE OPERATING AREA****REVERSE BIAS**

The Reverse Bias Safe Operating Area represents the voltage and current conditions these devices can withstand during reverse biased turn-off. This rating is verified under clamped conditions so the device is never subjected to an avalanche mode.



# MOTOROLA

**NPN**  
**TIP35**  
**TIP35A**  
**TIP35B**  
**TIP35C**

**PNP**  
**TIP36**  
**TIP36A**  
**TIP36B**  
**TIP36C**

**1.3**

## COMPLEMENTARY SILICON HIGH-POWER TRANSISTORS

... for general-purpose power amplifier and switching applications.

- 25 A Collector Current
- Low Leakage Current —  $I_{CEO} = 1.0 \text{ mA}$  @ 30 and 60 V
- Excellent dc Gain —  $h_{FE} = 40 \text{ Typ}$  @ 15 A
- High Current Gain Bandwidth Product — ( $h_{fe} = 3.0 \text{ min}$  @  $I_C = 1.0 \text{ A}$ ,  $f = 1.0 \text{ MHz}$ )

## MAXIMUM RATINGS


Rating	Symbol	TIP35 TIP36	TIP35A TIP36A	TIP35B TIP36B	TIP35C TIP36C	Unit
Collector-Emitter Voltage	$V_{CEO}$	40 V	60 V	80 V	100 V	Vdc
Collector-Base Voltage	$V_{CB}$	40 V	60 V	80 V	100 V	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0				Vdc
Collector Current — Continuous	$I_C$	25				Adc
Collector Current — Peak (1)	$I_C$	40				Adc
Base Current — Continuous	$I_B$	5.0				Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	125				Watts
		1.0				W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150				$^\circ\text{C}$
Unclamped Inductive Load	$E_{SB}$	90				mJ

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^\circ\text{C}/\text{W}$
Junction-To-Free-Air Thermal Resistance	$R_{\theta JA}$	35.7	$^\circ\text{C}/\text{W}$


(1) Pulse Test: Pulse Width = 10 ms, Duty Cycle  $\leq 10\%$

FIGURE 1 — POWER DERATING



## 25 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS

40-100 VOLTS  
125 WATTS



STYLE 1:

1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.85	0.040	0.065
E	1.35	1.85	0.053	0.065
G	5.21	5.72	0.206	0.225
H	2.41	3.20	0.095	0.126
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.169	0.166

CASE 340-01  
TO-218AC



ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 30\text{ mA}$ , $I_B = 0$ )	$BV_{CEO}$	40 60 80 100	—	Vdc
Collector-Emitter Cutoff Current ( $V_{CE} = 30\text{ V}$ , $I_B = 0$ ) ( $V_{CE} = 60\text{ V}$ , $I_B = 0$ )	$I_{CEO}$	— —	1.0 1.0	mA
Collector-Emitter Cutoff Current ( $V_{CE} = \text{Rated } V_{CEO}$ , $V_{EB} = 0$ )	$I_{CES}$	—	0.7	mA
Emitter-Base Cutoff Current ( $V_{EB} = 5.0\text{ V}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mA

**ON CHARACTERISTICS (1)**

DC Current Gain ( $I_C = 1.5\text{ A}$ , $V_{CE} = 4.0\text{ V}$ ) ( $I_C = 15\text{ A}$ , $V_{CE} = 4.0\text{ V}$ )	$h_{FE}$	25 15	— 75	—
Collector-Emitter Saturation Voltage ( $I_C = 15\text{ A}$ , $I_B = 1.5\text{ A}$ ) ( $I_C = 25\text{ A}$ , $I_B = 5.0\text{ A}$ )	$V_{CE(sat)}$	— —	1.8 4.0	Vdc
Base-Emitter On Voltage ( $I_C = 15\text{ A}$ , $V_{CE} = 4.0\text{ V}$ ) ( $I_C = 25\text{ A}$ , $V_{CE} = 4.0\text{ V}$ )	$V_{BE(on)}$	— —	2.0 4.0	Vdc

**DYNAMIC CHARACTERISTICS**

Small-Signal Current Gain ( $I_C = 1.0\text{ A}$ , $V_{CE} = 10\text{ V}$ , $f = 1.0\text{ kHz}$ )	$h_{fe}$	25	—	—
Current-Gain—Bandwidth Product (2) ( $I_C = 1.0\text{ A}$ , $V_{CE} = 10\text{ V}$ , $f = 1.0\text{ MHz}$ )	$f_T$	3.0	—	MHz

(1) Pulse Test: Pulse Width =  $300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ (2)  $f_T = [h_{fe}] \cdot f_{test}$ 

FIGURE 2 — SWITCHING TIME EQUIVALENT TEST CIRCUITS



**TURN-ON TIME****TURN-OFF TIME**FOR CURVES OF FIGURES 3 & 4,  $R_B$  &  $R_L$  ARE VARIED.  
INPUT LEVELS ARE APPROXIMATELY AS SHOWN.  
FOR NPN, REVERSE ALL POLARITIES.

FIGURE 3 — TURN-ON TIME




FIGURE 4 — TURN-OFF TIME





FIGURE 5 — DC CURRENT GAIN



FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 6 is based on  $T_C = 25^\circ C$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ C$ . Second breakdown limitations do not derate the same as thermal limitations.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 7 gives RBSOA characteristics.

FIGURE 6 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA




FIGURE 7 — MAXIMUM RATED REVERSE BIAS SAFE OPERATING AREA






FIGURE 8 — INDUCTIVE LOAD SWITCHING



TEST CIRCUIT



VOLTAGE AND CURRENT WAVEFORMS

## NOTES:

- A. L1 and L2 are 10 mH, 0.11  $\Omega$ , Chicago Standard Transformer Corporation C-2688, or equivalent.
- B. Input pulse width is increased until  $I_{CM} = -3.0$  A.
- C. For NPN, reverse all polarities.



**MOTOROLA**

NPN PNP

**TIP41 TIP42**  
**TIP41A TIP42A**  
**TIP41B TIP42B**  
**TIP41C TIP42C**

**1.3**


### COMPLEMENTARY SILICON PLASTIC POWER TRANSISTORS

... designed for use in general purpose amplifier and switching applications.

- Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 1.5 \text{ Vdc (Max) @ } I_C = 6.0 \text{ Adc}$
- Collector-Emitter Sustaining Voltage —  
 $V_{CEO(sus)} = 40 \text{ Vdc (Min) — TIP41, TIP42}$   
 $= 60 \text{ Vdc (Min) — TIP41A, TIP42A}$   
 $= 80 \text{ Vdc (Min) — TIP41B, TIP42B}$   
 $= 100 \text{ Vdc (Min) — TIP41C, TIP42C}$
- High Current Gain — Bandwidth Product  
 $f_T = 3.0 \text{ MHz (Min) @ } I_C = 500 \text{ mAdc}$
- Compact TO-220/AB Package
- TO-66 Leadform Also Available

### 6 AMPERE POWER TRANSISTORS COMPLEMENTARY SILICON

40-60-80-100 VOLTS  
65 WATTS




### \*MAXIMUM RATINGS

Rating	Symbol	TIP41 TIP42	TIP41A TIP42A	TIP41B TIP42B	TIP41C TIP42C	Unit
Collector-Emitter Voltage	$V_{CEO}$	40	60	80	100	Vdc
Collector-Base Voltage	$V_{CB}$	40	60	80	100	Vdc
Emitter-Base Voltage	$V_{EB}$					Vdc
Collector Current    Continuous Peak	$I_C$					Adc
Base Current	$I_B$					Adc
Total Power Dissipation @ $T_C = 25^{\circ}\text{C}$ Derate above $25^{\circ}\text{C}$	$P_D$					Watts W/ $^{\circ}\text{C}$
Total Power Dissipation @ $T_A = 25^{\circ}\text{C}$ Derate above $25^{\circ}\text{C}$	$P_D$					Watts W/ $^{\circ}\text{C}$
Unclamped Inductive Load Energy (1)	E					mJ
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$					$^{\circ}\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.92	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$

(1)  $I_C = 2.5 \text{ A}$ ,  $L = 20 \text{ mH}$ , P.R.F. = 10 Hz,  $V_{CC} = 10 \text{ V}$ ,  $R_{BE} = 100 \Omega$ .



STYLE 1:  
PIN 1: BASE  
2: COLLECTOR  
3: EMITTER  
4: COLLECTOR

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

CASE 221A-02  
TO-220AB

# TIP41, TIP41A, TIP41B, TIP41C, NPN, TIP42, TIP42A, TIP42B, TIP42C, PNP

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ( $I_C = 30\text{ mA}$ , $I_B = 0$ )	TIP41, TIP42 TIP41A, TIP42A TIP41B, TIP42B TIP41C, TIP42C	$V_{CE(sus)}$	40 60 80 100	— — — —	Vdc
Collector Cutoff Current ( $V_{CE} = 30\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 60\text{ Vdc}$ , $I_B = 0$ )	TIP41, TIP41A, TIP42, TIP42A TIP41B, TIP41C, TIP42B, TIP42C	$I_{CEO}$	— —	0.7 0.7	mAdc
Collector Cutoff Current ( $V_{CE} = 40\text{ Vdc}$ , $V_{EB} = 0$ ) ( $V_{CE} = 60\text{ Vdc}$ , $V_{EB} = 0$ ) ( $V_{CE} = 80\text{ Vdc}$ , $V_{EB} = 0$ ) ( $V_{CE} = 100\text{ Vdc}$ , $V_{EB} = 0$ )	TIP41, TIP42 TIP41A, TIP42A TIP41B, TIP42B TIP41C, TIP42C	$I_{CES}$	— — — —	400 400 400 400	$\mu\text{Adc}$
Emitter Cutoff Current ( $V_{BE} = 5.0\text{ Vdc}$ , $I_C = 0$ )		$I_{EBO}$	—	1.0	mAdc
ON CHARACTERISTICS (1)					
DC Current Gain ( $I_C = 0.3\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ ) ( $I_C = 3.0\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ )		$h_{FE}$	30 15	— 75	—
Collector-Emitter Saturation Voltage ( $I_C = 6.0\text{ Adc}$ , $I_B = 600\text{ mAdc}$ )		$V_{CE(sat)}$	—	1.5	Vdc
Base-Emitter On Voltage ( $I_C = 6.0\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ )		$V_{BE(on)}$	—	2.0	Vdc
DYNAMIC CHARACTERISTICS					
Current Gain — Bandwidth Product (2) ( $I_C = 500\text{ mA}$ , $V_{CE} = 10\text{ Vdc}$ , $f_{test} = 1\text{ MHz}$ )		$f_T$	3.0	—	MHz
Small-Signal Current Gain ( $I_C = 0.5\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1\text{ kHz}$ )		$ h_{fe} $	20	—	—

(1) Pulse Test: Pulsewidth  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

(2)  $f_T = |h_{fe}| \cdot f_{test}$





FIGURE 2 — SWITCHING TIME TEST CIRCUIT



$D_1$  MUST BE FAST RECOVERY TYPE, eg:  
MBD5300 USED ABOVE  $I_B \approx 100\text{ mA}$   
MSD6100 USED BELOW  $I_B \approx 100\text{ mA}$

FIGURE 3 — TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 5 is based on  $T_J(pk) = 150^\circ C$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) \leq 150^\circ C$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE





1.3

FIGURE 9 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – "ON" VOLTAGES




FIGURE 11 – TEMPERATURE COEFFICIENTS




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – EFFECTS OF BASE-EMITTER RESISTANCE





# MOTOROLA

## TIP47 TIP48 TIP49 TIP50

# 1.3

### HIGH VOLTAGE NPN SILICON POWER TRANSISTORS

... designed for line operated audio output amplifier, Switchmode power supply drivers and other switching applications.

- 250 V to 400 V (Min) —  $V_{CEO(sus)}$
- 1 A Rated Collector Current
- Popular TO-220 Plastic Package
- TO-66 Leadform Available


### MAXIMUM RATINGS

Rating	Symbol	TIP47	TIP48	TIP49	TIP50	Unit
Collector-Emitter Voltage	$V_{CEO}$	250	300	350	400	Vdc
Collector-Base Voltage	$V_{CB}$	350	400	450	500	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0				Vdc
Collector Current—Continuous	$I_C$	1.0				Adc
Peak		2.0				Adc
Base Current	$I_B$	0.6				Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	40				Watts
Derate above $25^\circ\text{C}$		0.32				W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	2.0				Watts
Derate above $25^\circ\text{C}$		0.016				W/ $^\circ\text{C}$
Unclamped Inducting Load Energy (See Figure 8)	E	20				mJ
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150				$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.125	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$



FIGURE 1 — POWER DERATING



1.0 AMPERE

POWER TRANSISTORS  
NPN SILICON

250-300-350-400 VOLTS  
40 WATTS



STYLE 1:  
PIN 1: BASE  
2: COLLECTOR  
3: EMITTER  
4: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	3.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
D	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

CASE 221A-02  
TO-220AB

### 1.3

(1) Pulse Test: Pulswidth  $\leq 300 \mu s$ , Duty Cycle  $\leq 2.0\%$

Figure 1 shows two waveforms and a circuit diagram. The top waveform, labeled "TURN-ON PULSE", shows  $V_{gs}$  rising from 0V to approximately +11V. The time  $t_1$  is indicated from the start of the pulse to the point where  $V_{gs}$  reaches its peak. The bottom waveform, labeled "TURN-OFF PULSE", shows  $V_{gs}$  falling from approximately +11V to -4.0V. The time  $t_2$  is indicated from the start of the fall to the point where  $V_{gs}$  reaches -4.0V. The time  $t_3$  is indicated from the point where  $V_{gs}$  reaches -4.0V to the end of the pulse. The circuit diagram shows a JFET with  $V_{gs}$  connected to a +11V source through a 51 ohm resistor ( $R_B$ ) and a gate-drain capacitor ( $C_{jd}$ ). The drain is connected to  $V_{CC}$  through a resistor ( $R_C$ ) and to a -4.0V source through a resistor ( $R_G$ ). The output is taken from the drain and connected to a scope.

Parameters for the waveforms:

- APPROX +11 V
- $V_{gs}$  0
- $V_{EB(off)}$
- $t_1$
- APPROX +11 V
- $V_{in}$
- $t_2$
- $t_3$
- $t_1 < 7.0$  ns
- $100 < t_2 < 500$   $\mu$ s
- $t_3 < 15$  ns
- DUTY CYCLE  $\approx$  2.0%
- APPROX -9.0 V

Parameters for the circuit diagram:

- $V_{CC}$
- $R_C$
- $V_{in}$
- 51
- $R_B$
- $C_{jd} < C_{eb}$
- 4.0 V
- SCOPE
- 2N4351
- GROUND

Notes:

- $R_G$  and  $R_C$  VARIED TO OBTAIN DESIRED CURRENT LEVELS.

$T_J = 25^\circ\text{C}$   
 $V_{CC} = 200\text{ V}$   
 $I_C/I_B = 5.0$

$t_s$  TIME ( $\mu\text{s}$ )  
 $t_d$   
 $I_C$  COLLECTOR CURRENT (AMPS)

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_J(pk) = 150^{\circ}\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) \leq 150^{\circ}\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME




FIGURE 7 – TEMPERATURE COEFFICIENTS





FIGURE 8 — INDUCTIVE LOAD SWITCHING



Note A: Input pulse width is increased until  $I_{CM} = 0.63$  A.

Voltage and Current Waveforms




FIGURE 9 — DC CURRENT GAIN





FIGURE 10 — "ON" VOLTAGES





# MOTOROLA

NPN PNP  
**TIP100 TIP105**  
**TIP101 TIP106**  
**TIP102 TIP107**

**1.3**


## PLASTIC MEDIUM-POWER COMPLEMENTARY SILICON TRANSISTORS

... designed for general-purpose amplifier and low-speed switching applications.

- High DC Current Gain —  
 $h_{FE} = 2500$  (Typ) @  $I_C = 4.0$  Adc
- Collector-Emitter Sustaining Voltage — @ 30 mAdc  
 $V_{CE(sus)} = 60$  Vdc (Min) — TIP100, TIP105  
 $= 80$  Vdc (Min) — TIP101, TIP106  
 $= 100$  Vdc (Min) — TIP102, TIP107
- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 2.0$  Vdc (Max) @  $I_C = 3.0$  Adc  
 $= 2.5$  Vdc (Max) @  $I_C = 8.0$  Adc
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors
- TO-220AB, Compact Package
- TO-66 Leadform Also Available

## DARLINGTON 8 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS

60-80-100 VOLTS  
80 WATTS



### \*MAXIMUM RATINGS



Rating	Symbol	TIP100, TIP105	TIP101, TIP106	TIP102, TIP107	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	80	100	Vdc
Collector-Base Voltage	$V_{CB}$	60	80	100	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0			Vdc
Collector Current – Continuous Peak	$I_C$	8.0			Adc
		15			
Base Current	$I_B$	1.0			Adc
Total Power Dissipation @ $T_C = 25^{\circ}\text{C}$ Derate above $25^{\circ}\text{C}$	$P_D$	80			Watts $\text{W}/^{\circ}\text{C}$
		0.64			
Unclamped Inductive Load Energy (1)	$E$	30			mJ
Total Power Dissipation @ $T_A = 25^{\circ}\text{C}$ Derate above $25^{\circ}\text{C}$	$P_D$	2.0			Watts $\text{W}/^{\circ}\text{C}$
		0.016			
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150			$^{\circ}\text{C}$

### THERMAL CHARACTERISTICS

Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.56	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$

(1)  $I_C = 1.1$  A,  $L = 50$  mH, P.R.F. = 10 Hz,  $V_{CC} = 20$  V,  $R_{BE} = 100 \Omega$ .

FIGURE 1 — POWER DERATING



STYLE 1:  
 PIN 1: BASE  
 2: COLLECTOR  
 3: EMITTER  
 4: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.40	15.75	0.575	0.620
B	9.55	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	—	0.045	—
Z	—	2.03	—	0.080

CASE 221A-02  
TO-220AB



## 1.3

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

## OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage (1) ( $I_C = 30\text{ mA}$ , $I_B = 0$ )	TIP100, TIP105 TIP101, TIP106 TIP102, TIP107	$V_{CE(sus)}$	60 80 100	— — —	Vdc
Collector Cutoff Current ( $V_{CE} = 30\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 40\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 50\text{ Vdc}$ , $I_B = 0$ )	TIP100, TIP105 TIP101, TIP106 TIP102, TIP107	$I_{CEO}$	— — —	50 50 50	$\mu\text{Adc}$
Collector Cutoff Current ( $V_{CB} = 60\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 80\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 100\text{ Vdc}$ , $I_E = 0$ )	TIP100, TIP105 TIP101, TIP106 TIP102, TIP107	$I_{CBO}$	— — —	50 50 50	$\mu\text{Adc}$
Emitter Cutoff Current ( $V_{BE} = 5.0\text{ Vdc}$ , $I_C = 0$ )		$I_{EBO}$	—	8.0	mAdc

## ON-CHARACTERISTICS (1)

DC Current Gain ( $I_C = 3.0\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ ) ( $I_C = 8.0\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$h_{FE}$	1000 200	20,000 —	—
Collector-Emitter Saturation Voltage ( $I_C = 3.0\text{ Adc}$ , $I_B = 6.0\text{ mAdc}$ ) ( $I_C = 8.0\text{ Adc}$ , $I_B = 80\text{ mAdc}$ )	$V_{CE(sat)}$	—	2.0 2.5	Vdc
Base-Emitter On Voltage ( $I_C = 8.0\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$V_{BE(on)}$	—	2.8	Vdc

## DYNAMIC CHARACTERISTICS

Small-Signal Current Gain ( $I_C = 3.0\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ , $f = 1.0\text{ MHz}$ )	$ h_{fe} $	4.0	—	—
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 0.1\text{ MHz}$ )	$C_{ob}$	—	300 200	pF

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT




FIGURE 3 – SWITCHING TIMES




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_J(pk) = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_J(pk) < 150^\circ\text{C}$ .  $T_J(pk)$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – SMALL-SIGNAL CURRENT GAIN





FIGURE 7 – CAPACITANCE



1.3

NPN  
TIP100, TIP101, TIP102




FIGURE 8 - DC CURRENT GAIN

PNP  
TIP105, TIP106, TIP107




FIGURE 9 - COLLECTOR SATURATION REGION







FIGURE 10 - "ON" VOLTAGES





# MOTOROLA

NPN  
TIP110 TIP115  
TIP111 TIP116  
TIP112 TIP117

1.3

## PLASTIC MEDIUM-POWER COMPLEMENTARY SILICON TRANSISTORS

... designed for general-purpose amplifier and low-speed switching applications.

- High DC Current Gain —  
 $h_{FE} = 2500$  (Typ) @  $I_C = 1.0$  Adc
- Collector-Emitter Sustaining Voltage — @ 30 mAdc  
 $V_{CE(sus)} = 60$  Vdc (Min) — TIP110, TIP115  
 $= 80$  Vdc (Min) — TIP111, TIP116  
 $= 100$  Vdc (Min) — TIP112, TIP117
- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 2.5$  Vdc (Max) @  $I_C = 2.0$  Adc
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors
- TO-220AB Compact Package
- TO-66 Leadform Also Available


### \*MAXIMUM RATINGS

Rating	Symbol	TIP110, TIP115	TIP111, TIP116	TIP112, TIP117	Unit
Collector-Emitter Voltage	$V_{CE}$	60	80	100	Vdc
Collector-Base Voltage	$V_{CB}$	60	80	100	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0			Vdc
Collector Current — Continuous	$I_C$	2.0			Adc
Peak		4.0			Adc
Base Current	$I_B$	50			mAdc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	50			Watts
Derate above $25^\circ\text{C}$		0.4			Watts/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	2.0			Watts
Derate above $25^\circ\text{C}$		0.016			Watts/ $^\circ\text{C}$
Unclamped Inductive Load Energy — Figure 13	$E$	25			mJ
Operating and Storage Junction,	$T_J, T_{stg}$	-65 to +150			$^\circ\text{C}$

### THERMAL CHARACTERISTICS



Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$

FIGURE 1 — POWER DERATING



## DARLINGTON 2 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS

60-80-100 VOLTS  
50 WATTS



STYLE 1:  
PIN 1. BASE  
2. COLLECTOR  
3. EMITTER  
4. COLLECTOR

DIM	MILLIMETERS			INCHES		
	MIN	MAX		MIN	MAX	
A	14.60	15.75		0.575	0.620	
B	9.65	10.29		0.380	0.405	
C	4.06	4.82		0.160	0.190	
D	0.64	0.89		0.025	0.035	
F	3.61	3.73		0.142	0.147	
G	2.41	2.67		0.095	0.105	
H	2.79	3.93		0.110	0.155	
J	0.36	0.66		0.014	0.022	
K	12.70	14.27		0.500	0.562	
L	1.14	1.39		0.045	0.055	
N	4.83	5.33		0.190	0.210	
Q	2.54	3.04		0.100	0.120	
R	2.04	2.79		0.080	0.110	
S	1.14	1.39		0.045	0.055	
T	5.97	6.48		0.235	0.255	
U	0.00	1.27		0.000	0.050	
V	1.14	—		0.045	—	
Z	—	2.03		—	0.080	

CASE 221A-02  
TO-220AB

# TIP110, TIP111, TIP112, NPN, TIP115, TIP116, TIP117, PNP

1.3

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 30\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	60 80 100	—	Vdc
Collector Cutoff Current ( $V_{CE} = 30\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 40\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 50\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— — —	2.0 2.0 2.0	mA
Collector Cutoff Current ( $V_{CB} = 60\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 80\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 100\text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	— — —	1.0 1.0 1.0	mA
Emitter Cutoff Current ( $V_{BE} = 5.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	2.0	mA
<b>ON CHARACTERISTICS (1)</b>				
DC Current Gain ( $I_C = 1.0\text{ A}$ , $V_{CE} = 4.0\text{ Vdc}$ ) ( $I_C = 2.0\text{ A}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$h_{FE}$	1000 500	—	—
Collector-Emitter Saturation Voltage ( $I_C = 2.0\text{ A}$ , $I_B = 8.0\text{ mA}$ )	$V_{CE(sat)}$	—	2.5	Vdc
Base-Emitter On Voltage ( $I_C = 2.0\text{ A}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$V_{BE(on)}$	—	2.8	Vdc
<b>DYNAMIC CHARACTERISTICS</b>				
Small-Signal Current Gain ( $I_C = 0.75\text{ A}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1.0\text{ MHz}$ )	$ h_{fe} $	25	—	—
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 0.1\text{ MHz}$ )	$C_{ob}$	— —	200 100	pF

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

FIGURE 2 — SWITCHING TIMES TEST CIRCUIT




FIGURE 3 — SWITCHING TIMES





FIGURE 4 – THERMAL RESPONSE



1.3

ACTIVE-REGION SAFE-OPERATING AREA

FIGURE 5 – TIP115, 116, 117






FIGURE 6 – TIP110, 111, 112



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 5 and 6 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} < 150^\circ\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 7 – CAPACITANCE





NPN PNP  
**TIP120 TIP125**  
**TIP121 TIP126**  
**TIP122 TIP127**



**MOTOROLA**

1.3

**PLASTIC MEDIUM-POWER  
 COMPLEMENTARY SILICON TRANSISTORS**

... designed for general-purpose amplifier and low-speed switching applications.

- High DC Current Gain —  
 $h_{FE} = 2500$  (Typ) @  $I_C = 4.0$  Adc
- Collector-Emitter Sustaining Voltage — @ 100 mA dc  
 $V_{CE(sus)} = 60$  Vdc (Min) — TIP120, TIP125  
 $= 80$  Vdc (Min) — TIP121, TIP126  
 $= 100$  Vdc (Min) — TIP122, TIP127
- Low Collector-Emitter Saturation Voltage —  
 $V_{CE(sat)} = 2.0$  Vdc (Max) @  $I_C = 3.0$  Adc  
 $= 4.0$  Vdc (Max) @  $I_C = 5.0$  Adc
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors
- TO-220AB Compact Package
- TO-66 Leadform Also Available


**\*MAXIMUM RATINGS**

Rating	Symbol	TIP120, TIP125	TIP121, TIP126	TIP122, TIP127	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	80	100	Vdc
Collector-Base Voltage	$V_{CB}$	60	80	100	Vdc
Emitter-Base Voltage	$V_{EB}$	— 5.0 —			Vdc
Collector Current — Continuous	$I_C$	— 5.0 —			Adc
Peak		— 8.0 —			
Base Current	$I_B$	— 120 —			mA dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	— 65 —			Watts
Derate above $25^\circ\text{C}$		— 0.52 —			W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	— 2.0 —			Watts
Derate above $25^\circ\text{C}$		— 0.016 —			W/ $^\circ\text{C}$
Unclamped Inductive Load Energy (1)	$E$	— 50 —			mJ
Operating and Storage Junction, Temperature Range	$T_J, T_{stg}$	— -65 to +150 —			$^\circ\text{C}$

**THERMAL CHARACTERISTICS**



Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.92	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$

(1)  $I_C = 1$  A,  $L = 100$  mH, P.R.F. = 10 Hz,  $V_{CC} = 20$  V,  $R_E = 100$   $\Omega$ .



**DARLINGTON  
 8 AMPERE  
 COMPLEMENTARY SILICON  
 POWER TRANSISTORS**

**60-80-100 VOLTS  
 65 WATTS**



STYLE 1:  
 PIN 1 BASE  
 2 COLLECTOR  
 3 EMITTER  
 4 COLLECTOR

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	14.80	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	—	0.045	—
Z	—	2.03	—	0.080

CASE 221A-02  
 TO-220AB

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 100\text{ mAdc}$ , $I_B = 0$ )	$V_{CEO(sus)}$	60 80 100	— — —	Vdc
Collector Cutoff Current ( $V_{CE} = 30\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 40\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 50\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— — —	0.5 0.5 0.5	mAdc
Collector Cutoff Current ( $V_{CB} = 60\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 80\text{ Vdc}$ , $I_E = 0$ ) ( $V_{CB} = 100\text{ Vdc}$ , $I_E = 0$ )	$I_{CBO}$	— — —	0.2 0.2 0.2	mAdc
Emitter Cutoff Current ( $V_{BE} = 5.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	2.0	mAdc

## ON CHARACTERISTICS (1)

DC Current Gain ( $I_C = 0.5\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ ) ( $I_C = 3.0\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ )	$h_{FE}$	1000 1000	— —	—
Collector-Emitter Saturation Voltage ( $I_C = 3.0\text{ Adc}$ , $I_B = 12\text{ mAdc}$ ) ( $I_C = 5.0\text{ Adc}$ , $I_B = 20\text{ mAdc}$ )	$V_{CE(sat)}$	— —	2.0 4.0	Vdc
Base-Emitter On Voltage ( $I_C = 3.0\text{ Adc}$ , $V_{CE} = 3.0\text{ Vdc}$ )	$V_{BE(on)}$	—	2.5	Vdc

## DYNAMIC CHARACTERISTICS

Small-Signal Current Gain ( $I_C = 3.0\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ , $f = 1.0\text{ MHz}$ )	$ h_{fe} $	4.0	—	—
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f = 0.1\text{ MHz}$ )	$C_{ob}$	— —	300 200	pF

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT




FIGURE 3 – SWITCHING TIMES




FIGURE 4 — THERMAL RESPONSE





FIGURE 5 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_{J(pk)} = 150^{\circ}\text{C}$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} < 150^{\circ}\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 — SMALL-SIGNAL CURRENT GAIN






FIGURE 7 — CAPACITANCE




# TIP120, TIP121, TIP122, NPN, TIP125, TIP126, TIP127, PNP



**NPN**  
TIP120, TIP121, TIP122





**PNP**  
TIP125, TIP126, TIP127



**FIGURE 9 - COLLECTOR SATURATION REGION**



**FIGURE 10 - "ON" VOLTAGES**



1.3

**NPN**  
**TIP140**  
**TIP141**  
**TIP142**

**PNP**  
**TIP145**  
**TIP146**  
**TIP147**



**MOTOROLA**

**1.3**

**DARLINGTON COMPLEMENTARY  
 SILICON POWER TRANSISTORS**

... designed for general-purpose amplifier and low frequency switching applications.

- High DC Current Gain — Min  $h_{FE} = 1000$  @  $I_C = 5$  A,  $V_{CE} = 4$  V

- Collector-Emitter Sustaining Voltage — @ 30 mA

$V_{CE(sus)} = 60$  Vdc (Min) — TIP140, TIP145


80 Vdc (Min) — TIP141, TIP146

100 Vdc (Min) — TIP142, TIP147

- Monolithic Construction with Built-In Base-Emitter Shunt Resistor

**10 AMPERE  
 DARLINGTON  
 COMPLEMENTARY SILICON  
 POWER TRANSISTORS**

**60-100 VOLTS  
 125 WATTS**




**MAXIMUM RATINGS**

Rating	Symbol	TIP140 TIP145	TIP141 TIP146	TIP142 TIP147	Unit
Collector-Emitter Voltage	$V_{CE}$	60	80	100	Vdc
Collector-Base Voltage	$V_{CB}$	60	80	100	Vdc
Emitter-Base Voltage	$V_{EB}$		5.0		Vdc
Collector Current — Continuous Peak (1)	$I_C$		10 15		Adc
Base Current — Continuous	$I_B$		0.5		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$		125		Watts
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$		-65 to +150		$^\circ\text{C}$

**THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^\circ\text{C}/\text{W}$
Thermal Resistance, Case to Ambient	$R_{\theta JA}$	35.7	$^\circ\text{C}/\text{W}$



(1) 5 ms,  $\leq 10\%$  Duty Cycle



STYLE 1:

1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

**DARLINGTON SCHEMATICS**



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.628
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.41	3.20	0.095	0.126
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	3.94	4.19	0.155	0.165

**CASE 340-01  
 TO-218AC**

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Collector-Emitter Sustaining Voltage (1) ( $I_C = 30\text{ mA}$ , $I_B = 0$ )	$V_{CE(sus)}$	60 80 100	— — —	— — —	Vdc
Collector Cutoff Current ( $V_{CE} = 30\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 40\text{ Vdc}$ , $I_B = 0$ ) ( $V_{CE} = 50\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	— — —	— — —	2.0 2.0 2.0	mA
Collector Cutoff Current ( $V_{CB} = 60\text{ V}$ , $I_E = 0$ ) ( $V_{CB} = 80\text{ V}$ , $I_E = 0$ ) ( $V_{CB} = 100\text{ V}$ , $I_E = 0$ )	$I_{CBO}$	— — —	— — —	1.0 1.0 1.0	mA
Emitter Cutoff Current $V_{BE} = 5.0\text{ V}$	$I_{EBO}$	—	—	2.0	mA

**ON CHARACTERISTICS (1)**


DC Current Gain ( $I_C = 5.0\text{ A}$ , $V_{CE} = 4.0\text{ V}$ ) ( $I_C = 10\text{ A}$ , $V_{CE} = 4.0\text{ V}$ )	$h_{FE}$	1000 500	— —	— —	—
Collector-Emitter Saturation Voltage ( $I_C = 5.0\text{ A}$ , $I_B = 10\text{ mA}$ ) ( $I_C = 10\text{ A}$ , $I_B = 40\text{ mA}$ )	$V_{CE(sat)}$	— —	— —	2.0 3.0	Vdc
Base-Emitter Saturation Voltage ( $I_C = 10\text{ A}$ , $I_B = 40\text{ mA}$ )	$V_{BE(sat)}$	—	—	3.5	Vdc
Base-Emitter On Voltage ( $I_C = 10\text{ A}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$V_{BE(on)}$	—	—	3.0	Vdc

**SWITCHING CHARACTERISTICS**

Resistive Load (See Figure 1)					
Delay Time	$V_{CC} = 30\text{ V}$ , $I_C = 5.0\text{ A}$ , $I_B = 20\text{ mA}$ , Duty Cycle $\leq 2.0\%$ , $I_{B1} = I_{B2}$ , $R_C$ & $R_B$ Varied, $T_J = 25^\circ\text{C}$	$t_d$	—	0.15	—
Rise Time		$t_r$	—	0.55	—
Storage Time		$t_s$	—	2.5	—
Fall Time		$t_f$	—	2.5	—


(1) Pulse Test: Pulse Width =  $300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

FIGURE 1 — SWITCHING TIMES TEST CIRCUIT



For NPN test circuit reverse diode and voltage polarities.

FIGURE 2 — SWITCHING TIMES





## TYPICAL CHARACTERISTICS

NPN  
TIP140, TIP141, TIP142

PNP  
TIP145, TIP146, TIP147

FIGURE 3 — DC CURRENT GAIN versus COLLECTOR CURRENT





FIGURE 4 — COLLECTOR-EMITTER SATURATION VOLTAGE







FIGURE 5 — BASE-EMITTER VOLTAGE



## ACTIVE-REGION SAFE OPERATING AREA

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the

curves indicate.

The data of Figure 6 is based on  $T_{J(pk)} = 150^\circ\text{C}$ ;  $T_C$  is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 — ACTIVE-REGION SAFE OPERATING AREA




FIGURE 7 — UNCLAMPED INDUCTIVE LOAD






FIGURE 8 — INDUCTIVE LOAD



NOTE 1: Input pulse width is increased until  $I_{CM} = 1.42$  A.

NOTE 2: For NPN test circuit reverse polarities.

FIGURE 9 — MAGNITUDE OF COMMON EMITTER SMALL-SIGNAL SHORT-CIRCUIT FORWARD CURRENT TRANSFER RATIO



VOLTAGE AND CURRENT WAVEFORMS





FIGURE 10 — FREE-AIR TEMPERATURE POWER DERATING



# NPN PNP

## TIP3055 TIP2955



**MOTOROLA**

1.3

### COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for general-purpose switching and amplifier applications.

- DC Current Gain —  $h_{FE} = 20-70$  @  $I_C = 4.0$  Adc
- Collector-Emitter Saturation Voltage —  $V_{CE(sat)} = 1.1$  Vdc (Max) @  $I_C = 4.0$  Adc
- Excellent Safe Operating Area

15 AMPERE  
POWER TRANSISTORS

COMPLEMENTARY SILICON


60 VOLTS  
90 WATTS

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}$	60	Vdc
Collector-Emitter Voltage	$V_{CER}$	70	Vdc
Collector-Base Voltage	$V_{CB}$	100	Vdc
Emitter-Base Voltage	$V_{EB}$	7.0	Vdc
Collector Current — Continuous	$I_C$	15	Adc
Base Current	$I_B$	7.0	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	90 0.72	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150	$^\circ\text{C}$


### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.39	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	35.7	$^\circ\text{C/W}$



STYLE 1:  
1. BASE  
2. COLLECTOR  
3. EMITTER  
4. COLLECTOR

FIGURE 1 — DC CURRENT GAIN



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.206	0.225
H	2.41	3.20	0.095	0.126
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

CASE 340-01  
(TO-218AC)

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Collector-Emitter Sustaining Voltage (1) ( $I_C = 30\text{ mAdc}$ , $I_B = 0$ )	$V_{CE(sus)}$	60	—	Vdc
Collector Cutoff Current ( $V_{CE} = 70\text{ Vdc}$ , $R_{BE} = 100\text{ Ohms}$ )	$I_{CER}$	—	1.0	mAdc
Collector Cutoff Current ( $V_{CE} = 30\text{ Vdc}$ , $I_B = 0$ )	$I_{CEO}$	—	0.7	mAdc
Collector Cutoff Current ( $V_{CE} = 100\text{ Vdc}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ )	$I_{CEV}$	—	5.0	mAdc
Emitter Cutoff Current ( $V_{BE} = 7.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	5.0	mAdc

**ON CHARACTERISTICS (1)**

DC Current Gain ( $I_C = 4.0\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ ) ( $I_C = 10\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$h_{FE}$	20 5.0	70 —	—
Collector-Emitter Saturation Voltage ( $I_C = 4.0\text{ Adc}$ , $I_B = 400\text{ mAdc}$ ) ( $I_C = 10\text{ Adc}$ , $I_B = 3.3\text{ Adc}$ )	$V_{CE(sat)}$	—	1.1 3.0	Vdc
Base-Emitter On Voltage ( $I_C = 4.0\text{ Adc}$ , $V_{CE} = 4.0\text{ Vdc}$ )	$V_{BE(on)}$	—	1.8	Vdc

**SECOND BREAKDOWN**


Second Breakdown Collector Current with Base Forward Biased ( $V_{CE} = 30\text{ Vdc}$ , $t = 1.0\text{ s}$ ; Nonrepetitive)	$I_{S/b}$	3.0	—	Adc
---	-----------	-----	---	-----

**DYNAMIC CHARACTERISTICS**

Current Gain—Bandwidth Product ( $I_C = 0.5\text{ Adc}$ , $V_{CE} = 10\text{ Vdc}$ , $f = 1.0\text{ MHz}$ )	$f_T$	2.5	—	MHz
Small-Signal Current Gain ( $V_{CE} = 4.0\text{ Vdc}$ , $I_C = 1.0\text{ Adc}$ , $f = 1.0\text{ kHz}$ )	$h_{fe}$	15	—	kHz

(1) Pulse Test: Pulse Width =  $300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

Note: For additional design curves, refer to electrical characteristics curves of 2N3055

**FIGURE 2 — MAXIMUM RATED FORWARD BIAS  
SAFE OPERATING AREA**

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 2 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(pk)$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated for temperature.

## 1.3

# THYRISTORS

## TRIGGERED SWITCHES FOR YOUR POWER HANDLING APPLICATION

Thyristors and their trigger devices can take numerous forms, but they share these characteristics:

- They are “open circuits,” capable of withstanding rated voltage until triggered.
- They become low-impedance current paths when triggered, and remain so, even after the trigger source is removed, until current through that path stops, or is reduced below a minimum “holding” level.

2.0

The regenerative action which “holds” a thyristor in the “on” state is due to multiple layers of opposite P and N silicon, in which part of the load current through the thyristor is injected to supplement the trigger current, and to sustain conduction when the trigger is removed. This characteristic, coupled with the thyristor’s low “on resistance,” makes it possible to control a portion of each cycle of an ac power waveform into a load in low-dissipation “dimming” or motor speed control applications, to precisely switch capacitive discharge currents in electronic pilot ignition systems, or to efficiently modulate radar systems with high current, fast pulses.

### SCRs

Silicon-Controlled Rectifiers (SCRs) are thyristors intended to switch load currents in one direction only, making them useful for dc and half-wave ac applications as well as full-wave applications, in which bidirectional current is routed in one direction through the SCR via a bridge rectifier.

### TRIACs

Triacs are bidirectional thyristors, in which a single trigger source turns the device on for load current in either direction. Because they do not require a bridge rectifier in order to handle full-wave ac, triacs are useful in ac power applications that require full source power control capability to be applied to the load.

### Trigger Devices

Unijunction Transistors — UJT — are negative resistance, threshold sensitive device especially suited to unidirectional triggering of SCRs, pulse generators, oscillators, and timing circuits.

Programmable Unijunction Transistors — PUT — are similar to the UJT, but capable of adjustable threshold characteristics via a voltage divider.

Bilateral Triggers — DIAC — are low-cost bidirectional trigger which can drive a triac in full-wave ac applications.

Silicon Bidirectional Switches — SBS — are similar to a DIAC but save an added gate electrode for external synchronization.

Optically Coupled Triac Drivers allow bidirectional triac triggering from low-level logic, such as microprocessor outputs, while isolating these sensitive sources by as much as 7500 V from ac line transients.

Motorola Thyristors and Triggers serve a wide variety of applications.





# Thyristors

## Index and Cross Reference

2.1

The table on the subsequent pages contains an Alphanumeric index of Thyristors currently manufactured and available to the industry.

For devices not manufactured by Motorola, the column headed "Similar" lists units with characteristics that might represent suitable replacements. In cases where such a replacement is contemplated, the Motorola device data sheet should be carefully compared with one for the device being replaced to determine any variations that could affect circuit performance.

# INDEX CROSS-REFERENCE

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
0220100F		C228A	2-179	2N889		MCR120	2-248
0220200F		C228B	2-179	2N890		MCR100-5	2-242
0220300F		C228C	2-179	2N891		MCR100-6	2-242
0220400F		C228D	2-179	2N948		MCR102	2-244
0220500F		C228E	2-179	2N949		MCR103	2-244
0220600F		C228M	2-179	2N950		MCR104	2-244
0230100F		C228A	2-179	2N951		MCR120	2-248
0230200F		C228B	2-179	2N1595	2N1595		2-58
0230300F		C228C	2-179	2N1596	2N1596		2-58
0230400F		C228D	2-179	2N1597	2N1597		2-58
0230500F		C228E	2-179	2N1598	2N1598		2-58
0230600F		C228M	2-179	2N1599	2N1599		2-58
1N5758	1N5758		2-52	2N1600		2N4168	2-79
1N5758A	1N5758A		2-52	2N1601		2N4169	2-79
1N5759	1N5759		2-52	2N1602		2N4170	2-79
1N5759A	1N5759A		2-52	2N1603		2N4171	2-79
1N5760	1N5760		2-52	2N1604		2N4172	2-79
1N5761	1N5761		2-52	2N1770		2N4167	2-79
1N5761A	1N5761A		—	2N1771		2N4168	2-79
1N5762	1N5762		—	2N1771A		2N4168	2-79
1N5762A	1N5762A		—	2N1772		2N4169	2-79
1N5779		MBS4991	2-222	2N1772A		2N4169	2-79
1N5780		MBS4991	2-222	2N1773		2N4170	2-79
1N5781		MBS4991	2-222	2N1773A		2N4170	2-79
1N5782		MBS4991	2-222	2N1774		2N4170	2-79
1N5783		MBS4991	2-222	2N1774A		2N4170	2-79
1N5784		MBS4991	2-222	2N1775		2N4171	2-79
1N5785		MBS4991	2-222	2N1775A		2N4171	2-79
1N5786		MBS4991	2-222	2N1776		2N4171	2-79
1N5787		MBS4991	2-222	2N1776A		2N4171	2-79
1N5788		MBS4991	2-222	2N1777		2N4172	2-79
1N5789		MBS4991	2-222	2N1777A		2N4172	2-79
1N5790		MBS4991	2-222	2N1778		2N4173	2-79
1N5791		MBS4991	2-222	2N1778A		2N4173	2-79
1N5792		MBS4991	2-222	2N1842	2N1842		2-60
1N5793		MBS4991	2-222	2N1842A	2N1842A		2-62
2N681	2N681		2-54	2N1843	2N1843		2-60
2N682	2N682		2-54	2N1843A	2N1843A		2-62
2N683	2N683		2-54	2N1844	2N1844		2-60
2N684	2N684		2-54	2N1844A	2N1844A		2-62
2N685	2N685		2-54	2N1845	2N1845		2-60
2N686	2N686		2-54	2N1845A	2N1845A		2-62
2N687	2N687		2-54	2N1846	2N1846		2-60
2N688	2N688		2-54	2N1846A	2N1846A		2-62
2N689	2N689		2-54	2N1847	2N1847		2-60
2N690	2N690		2-54	2N1847A	2N1847A		2-62
2N691	2N691		2-54	2N1848	2N1848		2-60
2N692	2N692		2-54	2N1848A	2N1848A		2-62
2N876		MCR102	2-244	2N1849	2N1849		2-60
2N877		MCR102	2-244	2N1849A	2N1849A		2-62
2N878		MCR103	2-244	2N1850	2N1850		2-60
2N879		2N5062	2-105	2N1850A	2N1850A		2-62
2N880		2N5064	2-105	2N1869		2N4212	2-89
2N881		MCR120	2-248	2N1869A		MCR1906-1	2-275
2N882		MCR100-5	2-242	2N1870		2N4212	2-89
2N883		MCR100-6	2-242	2N1870A		MCR1906-1	2-275
2N884		MCR102	2-244	2N1871		2N4213	2-89
2N885		MCR102	2-244	2N1871A		MCR1906-2	2-275
2N886		MCR103	2-244	2N1872		2N4214	2-89
2N887		MCR104	2-244	2N1872A		MCR1906-3	2-275
2N888		MCR115	2-248				

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2N1873		2N4215	2-89	2N2687		MCR102	2-244
2N1873A		MCR1906-4	2-275	2N2688		MCR103	2-244
2N1874		2N4216	2-89	2N2689		2N5062	2-105
2N1874A		MCR1906-4	2-275	2N2690		2N5064	2-105
2N1875		2N2322	2-64	2N2888		2N1846	2-60
2N1875A		MCR1906-1	2-275	2N2889		2N1847	2-60
2N1876		2N2322	2-64	2N3001		MCR102	2-244
2N1876A		MCR1906-1	2-275	2N3002		MCR103	2-244
2N1877		2N2323	2-64	2N3003		2N5062	2-105
2N1877A		MCR1906-2	2-275	2N3004		2N5064	2-105
2N1878		2N2324	2-64	2N3005		MCR102	2-244
2N1878A		MCR1906-3	2-275	2N3006		MCR103	2-244
2N1879		2N2326	2-64	2N3007		2N5062	2-105
2N1879A		MCR1906-4	2-275	2N3008		2N5064	2-105
2N1880		2N2326	2-64	2N3027		MCR102	2-244
2N1880A		MCR1906-4	2-275	2N3028		MCR103	2-244
2N1881		MCR1906-1	2-275	2N3029		2N5062	2-105
2N1882		MCR1906-2	2-275	2N3030		MCR102	2-244
2N1883		MCR1906-3	2-275	2N3031		MCR103	2-244
2N1884		MCR1906-4	2-275	2N3032		2N5062	2-105
2N1885		MCR1906-4	2-275	2N3228		S2800B	2-325
2N2009		2N4212	2-89	2N3254		MCR102	2-244
2N2010		2N4213	2-89	2N3255		MCR102	2-244
2N2011		2N4214	2-89	2N3256		MCR103	2-244
2N2012		2N4216	2-89	2N3257		MCR102	2-244
2N2013		2N4218	—	2N3258		MCR102	2-244
2N2014		2N4219	—	2N3259		MCR103	2-244
2N2160		2N4853	2-95	2N3269		2N4169	2-79
2N2322	2N2322		2-64	2N3270		2N4170	2-79
2N2323	2N2323		2-64	2N3271		2N4171	2-79
2N2324	2N2324		2-64	2N3272		2N4172	2-79
2N2325	2N2325		2-64	2N3273		2N2324	2-64
2N2326	2N2326		2-64	2N3274		2N2326	2-64
2N2327	2N2327		2-64	2N3275		2N2328	2-64
2N2328	2N2328		2-64	2N3276		2N2329	2-64
2N2329	2N2329		2-64	2N3525		S2800D	2-325
2N2344		MCR1906-1	2-275	2N3528		S2800B	2-325
2N2345		MCR1906-2	2-275	2N3529		S2800D	2-325
2N2346		MCR1906-3	2-275	2N3555		2N4212	2-89
2N2347		MCR1906-4	2-275	2N3556		2N4213	2-89
2N2348		MCR1906-4	2-275	2N3557		2N4214	2-89
2N2573	2N2573		2-66	2N3558		2N4216	2-89
2N2574	2N2574		2-66	2N3559		2N4212	2-89
2N2575	2N2575		2-66	2N3560		2N4213	2-89
2N2576	2N2576		2-66	2N3561		2N4214	2-89
2N2577	2N2577		2-66	2N3562		2N4216	2-89
2N2578	2N2578		2-66	2N3644		2N1843	2-60
2N2579	2N2579		2-66	2N3650		2N1844	2-60
2N2619		2N4174	2-79	2N3651		2N1846	2-60
2N2646	2N2646		2-69	2N3652		2N1848	2-60
2N2647	2N2647		2-69	2N3653		2N1849	2-60
2N2653		2N4172	2-79	2N3654		2N1843	2-60
2N2679		MCR102	2-244	2N3655		2N1844	2-60
2N2680		MCR103	2-244	2N3656		2N1846	2-60
2N2681		2N5062	2-105	2N3657		2N1848	2-60
2N2682		2N5064	2-105	2N3658		2N1849	2-60
2N2683		MCR102	2-244	2N3668	2N3668		2-71
2N2684		MCR103	2-244	2N3669	2N3669		2-71
2N2685		2N5062	2-105	2N3670	2N3670		2-71
2N2686		2N5064	2-105	2N3870	2N3870		2-73

2.1

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2N3871	2N3871		2-73	2N4334		2N5062	2-105
2N3872	2N3872		2-73	2N4335		2N5064	2-105
2N3873	2N3873		2-73	2N4336		MCR120	2-248
2N3896	2N3896		2-73	2N4441	2N4441		2-91
2N3897	2N3897		2-73	2N4442	2N4442		2-91
2N3898	2N3898		2-73	2N4443	2N4443		2-91
2N3899	2N3899		2-73	2N4444	2N4444		2-91
2N3936		2N4169	2-79	2N4851	2N4851		2-95
2N3937		2N4170	2-79	2N4852	2N4852		2-95
2N3938		2N4171	2-79	2N4853	2N4853		2-95
2N3939		2N4172	2-79	2N4870	2N4870		2-99
2N3940		2N4173	2-79	2N4871	2N4871		2-99
2N3980	2N3980		2-77	2N4891		MU4891	2-323
2N4096		MCR103	2-244	2N4892		MU4892	2-323
2N4097		2N5062	2-105	2N4893		MU4893	2-323
2N4098		2N5064	2-105	2N4894		MU4894	2-323
2N4101		S2800M	2-325	2N4948	2N4948		2-103
2N4102		S2800M	2-325	2N4949	2N4949		2-103
2N4103	2N4103		2-71	2N4991		MBS4991	2-222
2N4108		MCR103	2-244	2N4992		MBS4992	2-222
2N4109		2N5062	2-105	2N4993		MBS4991	2-222
2N4110		2N5064	2-105	2N5060	2N5060		2-105
2N4144		MCR101	2-244	2N5061	2N5061		2-105
2N4145		MCR101	2-244	2N5062	2N5062		2-105
2N4146		MCR102	2-244	2N5063	2N5063		2-105
2N4147		MCR103	2-244	2N5064	2N5064		2-105
2N4148		2N5062	2-105	2N5164	2N5164		2-109
2N4149		2N5064	2-105	2N5165	2N5165		2-109
2N4167	2N4167		2-79	2N5166	2N5166		2-109
2N4168	2N4168		2-79	2N5167	2N5167		2-109
2N4169	2N4169		2-79	2N5168	2N5168		2-109
2N4170	2N4170		2-79	2N5169	2N5169		2-109
2N4171	2N4171		2-79	2N5170	2N5170		2-109
2N4172	2N4172		2-79	2N5171	2N5171		2-109
2N4173	2N4173		2-79	2N5204		2N3899	2-73
2N4174	2N4174		2-79	2N5205		MCR3935-10	2-286
2N4183	2N4183		2-79	2N5273		2N6160	2-143
2N4184	2N4184		2-79	2N5274		2N6161	2-143
2N4185	2N4185		2-79	2N5275		2N6162	2-143
2N4186	2N4186		2-79	2N5431	2N5431		2-113
2N4187	2N4187		2-79	2N5441	2N5441		2-115
2N4188	2N4188		2-79	2N5442	2N5442		2-115
2N4189	2N4189		2-79	2N5443	2N5443		2-115
2N4190	2N4190		2-79	2N5444	2N5444		2-115
2N4199	2N4199		2-83	2N5445	2N5445		2-115
2N4200	2N4200		2-83	2N5446	2N5446		2-115
2N4201	2N4201		2-83	2N5567	2N5567		2-119
2N4202	2N4202		2-83	2N5568	2N5568		2-119
2N4203	2N4203		2-83	2N5569	2N5569		2-119
2N4204	2N4204		2-83	2N5570	2N5570		2-119
2N4212	2N4212		2-89	2N5571	2N5571		2-123
2N4213	2N4213		2-89	2N5572	2N5572		2-123
2N4214	2N4214		2-89	2N5573	2N5573		2-123
2N4215	2N4215		2-89	2N5574	2N5574		2-123
2N4216	2N4216		2-89	2N5719		MCR103	2-244
2N4217	2N4217		—	2N5720		2N5062	2-105
2N4218	2N4218		—	2N5721		2N5064	2-105
2N4219	2N4219		—	2N5722		MCR100-5	2-242
2N4332		MCR102	2-244	2N5723		MCR100-6	2-242
2N4333		MCR103	2-244	2N5724		MCR103	2-244



# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2N5725		2N5062	2-105	2N6165	2N6165		2-143
2N5726		2N5064	2-105	2N6167	2N6167		2-147
2N5727		MCR100-5	2-242	2N6168	2N6168		2-147
2N5728		MCR100-6	2-242	2N6169	2N6169		2-147
2N5754		SC136A	—	2N6170	2N6170		2-147
2N5755		SC136B	2-329	2N6171	2N6171		2-73
2N5756		SC136C	2-329	2N6172	2N6172		2-73
2N5757		SC136D	2-329	2N6173	2N6173		2-73
2N5806		2N6160	2-143	2N6174	2N6174		2-73
2N5807		2N6161	2-143	2N6236	2N6236		2-151
2N5808		2N6162	2-143	2N6237	2N6237		2-151
2N5809		2N6162	2-143	2N6238	2N6238		2-151
2N6027	2N6027		2-127	2N6239	2N6239		2-151
2N6028	2N6028		2-127	2N6240	2N6240		2-151
2N6068	2N6068		2-131	2N6241	2N6241		2-151
2N6068A	2N6068A		2-131	2N6332		2N6236	2-151
2N6068B	2N6068B		2-131	2N6333		2N6237	2-151
2N6069	2N6069		2-131	2N6334		2N6238	2-151
2N6069A	2N6069A		2-131	2N6335		2N6239	2-151
2N6069B	2N6069B		2-131	2N6336		MCR106-5	2-246
2N6070	2N6070		2-131	2N6337		2N6240	2-151
2N6070A	2N6070A		2-131	2N6342	2N6342		2-153
2N6070B	2N6070B		2-131	2N6342A	2N6342A		2-157
2N6071	2N6071		2-131	2N6343	2N6343		2-153
2N6071A	2N6071A		2-131	2N6343A	2N6343A		2-157
2N6071B	2N6071B		2-131	2N6344	2N6344		2-153
2N6072	2N6072		2-131	2N6344A	2N6344A		2-157
2N6072A	2N6072A		2-131	2N6345	2N6345		2-153
2N6072B	2N6072B		2-131	2N6345A	2N6345A		2-157
2N6073	2N6073		2-131	2N6346	2N6346		2-153
2N6073A	2N6073A		2-131	2N6346A	2N6346A		2-157
2N6073B	2N6073B		2-131	2N6347	2N6347		2-153
2N6074	2N6074		2-131	2N6347A	2N6347A		2-157
2N6074A	2N6074A		2-131	2N6348	2N6348		2-153
2N6074B	2N6074B		2-131	2N6348A	2N6348A		2-157
2N6075	2N6075		2-131	2N6349	2N6349		2-153
2N6075A	2N6075A		2-131	2N6349A	2N6349A		2-157
2N6075B	2N6075B		2-131	2N6394	2N6394		2-161
2N6116	2N6116		2-135	2N6395	2N6395		2-161
2N6117	2N6117		2-135	2N6396	2N6396		2-161
2N6118	2N6118		2-135	2N6397	2N6397		2-161
2N6137		2N6116	2-135	2N6398	2N6398		2-161
2N6138		2N6116	2-135	2N6399	2N6399		2-161
2N6145	2N6145		2-123	2N6400	2N6400		2-165
2N6146	2N6146		2-123	2N6401	2N6401		2-165
2N6147	2N6147		2-123	2N6402	2N6402		2-165
2N6151	2N6151		2-139	2N6403	2N6403		2-165
2N6152	2N6152		2-139	2N6404	2N6404		2-165
2N6153	2N6153		2-139	2N6405	2N6405		2-165
2N6154	2N6154		2-139	2N6504	2N6504		2-169
2N6155	2N6155		2-139	2N6505	2N6505		2-169
2N6156	2N6156		2-139	2N6506	2N6506		2-169
2N6157	2N6157		2-143	2N6507	2N6507		2-169
2N6158	2N6158		2-143	2N6508	2N6508		2-169
2N6159	2N6159		2-143	2N6509	2N6509		2-169
2N6160	2N6160		2-143	2N6605		2N1595	2-58
2N6161	2N6161		2-143	2N6606		2N1595	2-58
2N6162	2N6162		2-143	2N6607		2N1596	2-58
2N6163	2N6163		2-143	2N6608		2N1597	2-58
2N6164	2N6164		2-143	BRY55-30		MCR102	2-244

2.1



# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
BRY55-60		MCR103	2-244	BTB08-200S		MAC228A4	2-209
BRY55-100		MCR100-3	2-242	BTB08-400B		MAC218A6	2-200
BRY55-200		MCR100-4	2-242	BTB08-400S		MAC228A6	2-209
BRY55-300		MCR100-5	2-242	BTB08-700B		MAC218A10	2-200
BRY55M-300		MCR100-5	2-242	BTB08-700S		MAC228A9	2-209
BRY55-400		MCR100-6	2-242	BTB10-200B		SC146B	2-331
BRY55M-400		MCR100-6	2-242	BTB10-400B		SC146D	2-331
BRY55M-600		MCR100-8	2-242	BTB10-700B		SC146S	2-331
BT136-500D		2N6074A	2-131	BTW39-50		C230F	2-181
BT137-500		MAC218A7	2-200	BTW39-100		C230A	2-181
BT137-500E		MAC228A7	2-209	BTW39-200		C230B	2-181
BT137-500F		T2800E	2-341	BTW39-300		C230C	2-181
BT137-500G		MAC228A7	2-209	BTW39-400		C230D	2-181
BT137-600		MAC222A8	2-200	BTW39-500		C230E	2-181
BT137-600E		MAC228A8	2-209	BTW39-600		C230M	2-181
BT137-600F		T2800M	2-341	BTW48-200		MCR64-4	2-230
BT137-600G		MAC228A8	2-209	BTW48-400		MCR64-6	2-230
BT137-800		MAC222A10	2-200	BTW48-600		MCR64-8	2-230
BT137-800E		MAC228A10	2-209	BTW48-800		MCR64-10	2-230
BT137-800G		MAC228A10	2-209	BTW66-200N		MCR525-4	2-262
BT138-500G		2N6348A	2-157	BTW66-400N		MCR525-6	2-262
BT138-600G		2N6348A	2-157	BTW66-600N		MCR525-8	2-262
BT138-800G		2N6349A	2-157	BTW66-800N		MCR525-10	2-262
BT151-500R		MCR220-7	2-161	C5A	2N2324		2-64
BT151-650R		MCR220-9	2-161	C5B	2N2326		2-64
BT151-800A		2N6399	2-161	C5F	2N2323		2-64
BT155-600RK		MCR2150A8	2-280	C5G	2N2325		2-64
BT155-600RN		MCR2150A8	2-280	C5U	2N2322		2-64
BT155-600RP		MCR2150-8	2-280	C6A		MCR1906-3	2-275
BT155-800RK		MCR2150A10	2-280	C6B		MCR1906-4	2-275
BT155-800RN		MCR2150A10	2-280	C6F		MCR1906-2	2-275
BT155-800RP		MCR2150-10	2-280	C6G		MCR1906-4	2-275
BTA20C	T2801C		2-343	C6U		MCR1906-1	2-275
BTA20D	T2801D		2-343	C7A		MCR1906-3	2-275
BTA20E	T2801E		2-343	C7B		MCR1906-4	2-275
BTA21C		T2802C	2-341	C7G		MCR1906-4	2-275
BTA21D		T2802D	2-341	C7U		MCR1906-1	2-275
BTA21E		T2802E	2-341	C10A		2N4169	2-79
BTA22B		SC146B	2-331	C10B		2N4170	2-79
BTA22C		SC146C	—	C10F		2N4168	2-79
BTA22D		SC146D	2-331	C10G		2N4170	2-79
BTA22E		SC146E	2-331	C10V		2N4167	2-79
BTA22M		SC146M	2-331	C11A		2N4169	2-79
BTA23B		2N6346A	2-157	C11B		2N4170	2-79
BTA23C		2N6347A	2-157	C11C		2N4171	2-79
BTA23D		2N6347A	2-157	C11D		2N4172	2-79
BTA23E		2N6348A	2-157	C11E		2N4173	2-79
BTA23M		2N6348A	2-157	C11F		2N4168	2-79
BTA25-200		MAC525A4	2-211	C11G		2N4170	2-79
BTA25-400		MAC525A6	2-211	C11H		2N4171	2-79
BTA25-600		MAC525A8	2-211	C11M		2N4174	2-79
BTA25-700		MAC525A9	2-211	C11U		2N4167	2-79
BTA40-200		MAC50A4	2-188	C15A		2N4169	2-79
BTA40-400		MAC50A6	2-188	C15B		2N4170	2-79
BTA40-600		MAC50A8	2-188	C15C		2N4171	2-79
BTA40-700		MAC50A9	2-188	C15D		2N4172	2-79
BTB06-200B		SC141B	2-331	C15F		2N4168	2-79
BTB06-400B		SC141D	2-331	C15G		2N4170	2-79
BTB06-700B		SC141S	—	C15H		2N4171	2-79
BTB08-200B		MAC218A4	2-200	C15M		2N4174	2-79

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
C20A		2N4169	2-79	C37U		MCR3918-1	2-282
C20B		2N4170	2-79	C38A		2N3896	2-73
C20C		2N4171	2-79	C38B		2N3897	2-73
C20D		2N4172	2-79	C38C		MCR3935-5	2-286
C20F		2N4168	2-79	C38D		2N3898	2-73
C20U		2N4167	2-79	C38E		MCR3935-7	2-286
C30A		2N683	2-54	C38F		MCR3935-2	2-286
C30B		2N685	2-54	C38G		2N3897	2-73
C30C		2N687	2-54	C38H		MCR3935-5	2-286
C30D		2N688	2-54	C38U		MCR3935-1	2-286
C30F		2N682	2-54	C103A		2N5062	2-105
C30U		2N681	2-54	C103B		2N5064	2-105
C31A		2N683	2-54	C103Y		2N5060	2-105
C31B		2N685	2-54	C103YY		2N5061	2-105
C31C		2N687	2-54	C106A	C106A		2-175
C31D		2N688	2-54	C106A1	C106A1		—
C31F		2N682	2-54	C106B	C106B		2-175
C31U		2N681	2-54	C106B1	C106B1		—
C32A		2N683	2-54	C106C	C106C		2-175
C32B		2N685	2-54	C106C1	C106C1		—
C32C		2N687	2-54	C106D	C106D		2-175
C32D		2N688	2-54	C106D1	C106D1		—
C32F		2N682	2-54	C106E	C106E		2-175
C32U		2N681	2-54	C106E1	C106E1		—
C33A		MCR3818-3	2-282	C106F	C106F		2-175
C33B		2N5165	2-109	C106F1	C106F1		—
C33C		MCR3818-5	2-282	C106M	C106M		2-175
C33D		2N5166	2-109	C106M1	C106M1		—
C33F		2N5164	2-109	C106Q	C106Q		2-175
C33U		MCR3818-1	2-282	C106Y	C106Y		2-175
C35A	C35A		2-173	C106Y1	C106Y1		—
C35B	C35B		2-173	C107A		C106A	2-175
C35C	C35C		2-173	C107B		C106B	2-175
C35D	C35D		2-173	C107C		C106C	2-175
C35E	C35E		2-173	C107D		C106D	2-175
C35F	C35F		2-173	C107E		C106E	2-175
C35G	C35G		2-173	C107F		C106F	2-175
C35H	C35H		2-173	C107M		C106M	2-175
C35M	C35M		2-173	C107Q		C106Q	2-175
C35N	C35N		2-173	C107Y		C106Y	—
C35S	C35S		2-173	C122A1	C122A1		2-177
C35U	C35U		2-173	C122B1	C122B1		2-177
C36A	2N1844		2-60	C122C1	C122C1		2-177
C36B	2N1846		2-60	C122D1	C122D1		2-177
C36C	2N1848		2-60	C122E1	C122E1		2-177
C36D	2N1849		2-60	C122F1	C122F1		2-177
C36E	2N1850		2-60	C122M1	C122M1		2-177
C36F	2N1843		2-60	C122N1	C122N1		—
C36G	2N1845		2-60	C122S1	C122S1		—
C36H	2N1847		2-60	C126A		2N6395	2-161
C36U	2N1842		2-60	C126B		2N6396	2-161
C37A		MCR3918-3	2-282	C126C		MCR220-5	2-161
C37B		2N5169	2-109	C126D		2N6397	2-161
C37C		MCR3918-5	2-282	C126E		MCR220-7	2-161
C37D		2N5170	2-109	C126F		2N6394	2-161
C37E		MCR3918-7	2-282	C126M		2N6398	2-161
C37F		2N5168	2-109	C127A		2N6401	2-165
C37G		2N5169	2-109	C127B		2N6402	2-165
C37H		MCR3918-5	2-282	C127C		MCR221-5	2-165
C37M		2N5171	2-109	C127D		2N6403	2-165

2.1

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
C127E		MCR221-7	2-165	C231B3	C231B3		2-181
C127F		2N6400	2-165	C231C	C231C		2-181
C127M		2N6404	2-165	C231C3	C231C3		2-181
C135A		2N3896	2-73	C231D	C231D		2-181
C135B		2N3897	2-73	C231D3	C231D3		2-181
C135C		MCR3935-5	2-286	C231E	C231E		2-181
C135D		2N3898	2-73	C231E3	C231E3		2-181
C135E		MCR3935-7	2-286	C231F	C231F		2-181
C135F		MCR3935-2	2-286	C231F3	C231F3		2-181
C135M		2N3899	2-73	C231M	C231M		2-181
C137E		MCR3935-7	2-286	C231M3	C231M3		2-181
C137M		2N3899	2-73	C232A	C232A		2-181
C137N		MCR3935-10	2-286	C232B	C232B		2-181
C137S		MCR3935-9	2-286	C232C	C232C		2-181
C205D	MCR22-6		2-226	C232D	C232D		2-181
C228A	C228A		2-179	C232E	C232E		2-181
C228A3	C228A3		2-179	C232F	C232F		2-181
C228B	C228B		2-179	C232M	C232M		2-181
C228B3	C228B3		2-179	C233A	C233A		2-181
C228C	C228C		2-179	C233B	C233B		2-181
C228C3	C228C3		2-179	C233C	C233C		2-181
C228D	C228D		2-179	C233D	C233D		2-181
C228D3	C228D3		2-179	C233E	C233E		2-181
C228E	C228E		2-179	C233F	C233F		2-181
C228E3	C228E3		2-179	C233M	C233M		2-181
C228F	C228F		2-179	CS72-3	CS72-3		—
C228F3	C228F3		2-179	CS72-4	CS72-4		—
C228M	C228M		2-179	CS72-5	CS72-5		—
C228M3	C228M3		2-179	CS72-6	CS72-6		—
C229A	C229A		2-179	CS72-7	CS72-7		—
C229A3	C229A3		2-179	CS72-8	CS72-8		—
C229B	C229B		2-179	CS122A	CS122A		—
C229B3	C229B3		2-179	CS122B	CS122B		—
C229C	C229C		2-179	CS122C	CS122C		—
C229C3	C229C3		2-179	CS122D	CS122D		—
C229D	C229D		2-179	CS122E	CS122E		—
C229D3	C229D3		2-179	CS122M	CS122M		—
C229E	C229E		2-179	CS122N	CS122N		—
C229E3	C229E3		2-179	CS122S	CS122S		—
C229F	C229F		2-179	CS220-5	CS220-5		—
C229F3	C229F3		2-179	CS220-7	CS220-7		—
C229M	C229M		2-179	CS220-9	CS220-9		—
C229M3	C229M3		2-179	CS221-5	CS221-5		—
C230A	C230A		2-181	CS221-7	CS221-7		—
C230A3	C230A3		2-181	CS221-9	CS221-9		—
C230B	C230B		2-181	CS6395	CS6395		—
C230B3	C230B3		2-181	CS6396	CS6396		—
C230C	C230C		2-181	CS6397	CS6397		—
C230C3	C230C3		2-181	CS6398	CS6398		—
C230D	C230D		2-181	CS6399	CS6399		—
C230D3	C230D3		2-181	CS6401	CS6401		—
C230E	C230E		2-181	CS6402	CS6402		—
C230E3	C230E3		2-181	CS6403	CS6403		—
C230F	C230F		2-181	CS6404	CS6404		—
C230F3	C230F3		2-181	CS6405	CS6405		—
C230M	C230M		2-181	CS6505	CS6505		—
C230M3	C230M3		2-181	CS6506	CS6506		—
C231A	C231A		2-181	CS6507	CS6507		—
C231A3	C231A3		2-181	CS6508	CS6508		—
C231B	C231B		2-181	CS6509	CS6509		—

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
CT15-3	CT15-3		—	D13T2	MPU6028		2-315
CT15A3	CT15A3		—	D30		1N5762	—
CT15-4	CT15-4		2-183	D3202U		1N5761A	—
CT15A4	CT15A4		2-183	D3202Y		1N5761	2-52
CT15-5	CT15-5		2-183	EC103A		2N5062	2-105
CT15A5	CT15A5		2-183	EC103A1		MCR22-3	2-226
CT15-6	CT15-6		2-183	EC103A2		MCR22-3	2-226
CT15A6	CT15A6		2-183	EC103A3		MCR22-3	2-226
CT15-7	CT15-7		2-183	EC103B	MCR120		2-248
CT15A7	CT15A7		2-183	EC103B1		MCR22-4	2-226
CT15-8	CT15-8		2-183	EC103B2		MCR22-4	2-226
CT15A8	CT15A8		2-183	EC103B3	MCR100-5	MCR22-4	2-226
CT15-9	CT15-9		2-183	EC103C			2-242
CT15A9	CT15A9		2-183	EC103C1		MCR22-5	2-226
CT15-10	CT15-10		2-183	EC103C2		MCR22-5	2-226
CT15A10	CT15A10		2-183	EC103C3	MCR100-6	MCR22-5	2-226
CT220-3	CT220-3		—	EC103D			2-242
CT220-5	CT220-5		—	EC103D1		MCR22-6	2-226
CT220-7	CT220-7		—	EC103D2		MCR22-6	2-226
CT220-9	CT220-9		—	EC103D3		MCR22-6	2-226
CT221-3	CT221-3		—	EC103E		MCR22-7	2-226
CT221-5	CT221-5		—	EC103E1		MCR22-7	2-226
CT221-7	CT221-7		—	EC103E2		MCR22-7	2-226
CT221-9	CT221-9		—	EC103E3		MCR22-7	2-226
CT223-3	CT223-3		—	EC103M		MCR22-8	2-226
CT223A3	CT223A3		—	EC103M1		MCR22-8	2-226
CT223-4	CT223-4	2-183	—	EC103M2		MCR22-8	2-226
CT223A4	CT223A4	2-183	—	EC103M3		MCR22-8	2-226
CT223-5	CT223-5	2-183	—	EC103Y	MCR102		2-244
CT223A5	CT223A5	2-183	—	EC103Y1		MCR22-2	2-226
CT223-6	CT223-6	2-183	—	EC103Y2		MCR22-2	2-226
CT223A6	CT223A6	2-183	—	EC103Y3		MCR22-2	2-226
CT223-7	CT223-7	2-183	—	GT32		1N5761	2-52
CT223A7	CT223A7	2-183	—	GT35		1N5762	—
CT223-8	CT223-8	2-183	—	HT32		1N5761	2-52
CT223A8	CT223A8	2-183	—	HT35		1N5762	—
CT223-9	CT223-9	2-183	—	HT40		1N5762	—
CT223A9	CT223A9	2-183	—	K1100E		MK1V115	2-288
CT223-10	CT223-10	2-183	—	K1200E		MK1V125	2-288
CT223A10	CT223A10	2-183	—	K1300E		MK1V135	2-288
CT6342	CT6342		—	K2200E		MK1V240	2-291
CT6342A	CT6342A		—	K2400E		MK1V240	2-291
CT6343	CT6343		—	KIV11		MK1V115	2-288
CT6343A	CT6343A		—	KIV12		MK1V125	2-288
CT6344	CT6344		—	KIV22			—
CT6344A	CT6344A		—	KIV24		MK1V240	2-291
CT6345	CT6345		—	KIV26		MK1V260	2-291
CT6345A	CT6345A		—	L200E3		MAC97B4	2-192
CT6346	CT6346		—	L200E5		MAC97A4	2-192
CT6346A	CT6346A		—	L200E7		MAC97-4	2-192
CT6347	CT6347		—	L200E9		MAC97-4	2-192
CT6347A	CT6347A		—	L400E3		MAC97B6	2-192
CT6348	CT6348		—	L400E5		MAC97A6	2-192
CT6348A	CT6348A		—	L400E7		MAC97-6	2-192
CT6349	CT6349		—	L400E9		MAC97-6	2-192
CT6349A	CT6349A		—	L2001F31		T2300PB	—
D5K1			—	L2001F51		T2301PB	—
D5K2			—	L2001F71		T2302PB	—
D13Q500			—	L2001F91		SC136B	2-329
D13T1	MPU6027	MBS4991	2-222 2-315	L2001L3		T2327B	—

2.1



# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
L2001L5		T2322B	2-337	MAC15-6	MAC15-6		2-185
L2001L7		T2322B	2-337	MAC15A6	MAC15A6		2-185
L2001L9		T2322B	2-337	MAC15-7	MAC15-7		—
L2001M3		T2300PB	—	MAC15A7	MAC15A7		—
L2001M5		T2301PB	—	MAC15-8	MAC15-8		2-185
L2001M7		T2302PB	—	MAC15A8	MAC15A8		2-185
L2001M9		SC136B	2-329	MAC15-9	MAC15-9		—
L2003M3		T2300PB	—	MAC15A9	MAC15A9		—
L2003M5		T2301PB	—	MAC15-10	MAC15-10		2-185
L2003M7		T2302PB	—	MAC15A10	MAC15A10		2-185
L2003M9		SC136B	2-329	MAC20-4	MAC20-4		2-188
L2004F31		2N6071B	2-131	MAC20A4	MAC20A4		2-188
L2004F51		2N6071A	2-131	MAC20-5	MAC20-5		2-188
L2004F71		2N6071	2-131	MAC20A5	MAC20A5		2-188
L2004F91		2N6071	2-131	MAC20-6	MAC20-6		2-188
L2004L3		2N6071B	2-131	MAC20A6	MAC20A6		2-188
L2004L5		2N6071A	2-131	MAC20-7	MAC20-7		2-188
L2004L7		2N6071A	2-131	MAC20A7	MAC20A7		2-188
L2004L9		2N6071A	2-131	MAC20-8	MAC20-8		2-188
L2006L6		MAC228-4	2-209	MAC20A8	MAC20A8		2-188
L2006L7		MAC228A4	2-209	MAC20-9	MAC20-9		2-188
L2006L9		MAC218A4	2-205	MAC20A9	MAC20A9		2-188
L2008L6		MAC228A4	2-209	MAC20-10	MAC20-10		2-188
L2008L7		MAC228A4	2-209	MAC20A10	MAC20A10		2-188
L2008L9		MAC228A4	2-209	MAC25-4	MAC25-4		2-188
L4001F51		T2301PD	—	MAC25A4	MAC25A4		2-188
L4001F71		T2302PD	—	MAC25-5	MAC25-5		2-188
L4001F91		SC136D	2-329	MAC25A5	MAC25A5		2-188
L4001L7		T2322D	2-337	MAC25-6	MAC25-6		2-188
L4001L9		T2322D	2-337	MAC25A6	MAC25A6		2-188
L4001M5		T2301PD	—	MAC25-7	MAC25-7		2-188
L4001M7		T2302PD	—	MAC25A7	MAC25A7		2-188
L4001M9		SC136D	2-329	MAC25-8	MAC25-8		2-188
L4003M5		T2301PD	—	MAC25A8	MAC25A8		2-188
L4003M7		T2302PD	—	MAC25-9	MAC25-9		2-188
L4003M9		SC136D	2-329	MAC25A9	MAC25A9		2-188
L4004F31		2N6073B	2-131	MAC25-10	MAC25-10		2-188
L4004F51		2N6073A	2-131	MAC25A10	MAC25A10		2-188
L4004F71		2N6073	2-131	MAC35-1	2N6157		2-143
L4004F91		2N6073	2-131	MAC35-2	2N6157		2-143
L4004L3		2N6073B	2-131	MAC35-3	2N6157		2-143
L4004L5		2N6073A	2-131	MAC35-4	2N6157		2-143
L4004L7		2N6073A	2-131	MAC35-5	2N6158		2-143
L4004L9		2N6073A	2-131	MAC35-6	2N6158		2-143
L4006L6		MAC228-6	2-209	MAC35-7	2N6159		2-143
L4006L7		MAC228A6	2-209	MAC35-8	2N6159		2-143
L4006L9		MAC228A6	2-209	MAC36-1	2N6160		2-143
L4008L6		MAC228A6	2-209	MAC36-1	2N6160		2-143
L4008L7		MAC228A6	2-209	MAC36-2	2N6160		2-143
L4008L9		MAC228A6	2-209	MAC36-3	2N6160		2-143
MAC10-4	2N6151		2-139	MAC36-4	2N6160		2-143
MAC10-6	2N6152		2-139	MAC36-5	2N6161		2-143
MAC10-8	2N6153		2-139	MAC36-6	2N6161		2-143
MAC11-4	2N6154		2-139	MAC36-7	2N6162		2-143
MAC11-6	2N6155		2-139	MAC36-8	2N6162		2-143
MAC11-8	2N6156		2-139	MAC37-1	2N6157		2-143
MAC15-4	MAC15-4		2-185	MAC37-2	2N6157		2-143
MAC15A4	MAC15A4		2-185	MAC37-3	2N6157		2-143
MAC15-5	MAC15-5		—	MAC37-4	2N6157		2-143
MAC15A5	MAC15A5		—	MAC37-5	2N6158		2-143

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
MAC37-6	2N6158		2-143	MAC92-5	MAC97A5		2-192
MAC37-7	2N6159		2-143	MAC92A5		MAC97A5	2-192
MAC37-8	2N6159		2-143	MAC92-6	MAC97A6		2-192
MAC38-1	2N6160		2-143	MAC92A6		MAC97A6	2-192
MAC38-2	2N6160		2-143	MAC92-7	MAC97A7		2-192
MAC38-3	2N6160		2-143	MAC92A7		MAC97A7	2-192
MAC38-4	2N6160		2-143	MAC92-8	MAC97A8		2-192
MAC38-5	2N6161		2-143	MAC92A8		MAC97A8	2-192
MAC38-6	2N6161		2-143	MAC93-1	MAC97B1		2-192
MAC38-7	2N6162		2-143	MAC93A1		MAC97B1	2-192
MAC38-8	2N6162		2-143	MAC93-2	MAC97B2		2-192
MAC50-4	MAC50-4		2-188	MAC93A2		MAC97B2	2-192
MAC50A4	MAC50A4		2-188	MAC93-3	MAC97B3		2-192
MAC50-5	MAC50-5		2-188	MAC93A3		MAC97B3	2-192
MAC50A5	MAC50A5		2-188	MAC93-4	MAC97B4		2-192
MAC50-6	MAC50-6		2-188	MAC93A4		MAC97B4	2-192
MAC50A6	MAC50A6		2-188	MAC93-5	MAC97B5		2-192
MAC50-7	MAC50-7		2-188	MAC93A5		MAC97B5	2-192
MAC50A7	MAC50A7		2-188	MAC93-6	MAC97B6		2-192
MAC50-8	MAC50-8		2-188	MAC93A6		MAC97B6	2-192
MAC50A8	MAC50A8		2-188	MAC93-7	MAC97B7		2-192
MAC50-9	MAC50-9		2-188	MAC93A7		MAC97B7	2-192
MAC50A9	MAC50A9		2-188	MAC93-8	MAC97B8		2-192
MAC50-10	MAC50-10		2-188	MAC93A8		MAC97B8	2-192
MAC50A10	MAC50A10		2-188	MAC94-1		MAC97-1	2-192
MAC77-2	2N6069		2-131	MAC94A1		MAC97-1	2-192
MAC77-3	2N6070		2-131	MAC94-2		MAC97-2	2-192
MAC77-4	2N6071		2-131	MAC94A2		MAC97-2	2-192
MAC77-5	2N6072		2-131	MAC94-3		MAC97-3	2-192
MAC77-6	2N6073		2-131	MAC94A3		MAC97-3	2-192
MAC77-7	2N6074		2-131	MAC94-4		MAC97-4	2-192
MAC77-8	2N6075		2-131	MAC94A4		MAC97-4	2-192
MAC80-6	MAC80-6		2-190	MAC94-5		MAC97-5	2-192
MAC80-8	MAC80-8		2-190	MAC94A5		MAC97-5	2-192
MAC81-6	MAC81-6		2-190	MAC94-6		MAC97-6	2-192
MAC81-8	MAC81-8		2-190	MAC94A6		MAC97-6	2-192
MAC91-1	MAC97-1		2-192	MAC94-7		MAC97-7	2-192
MAC91A1	MAC97-1		2-192	MAC94A7		MAC97-7	2-192
MAC91-2	MAC97-2		2-192	MAC94-8		MAC97-8	2-192
MAC91A2	MAC97-2		2-192	MAC94A8		MAC97-8	2-192
MAC91-3	MAC97-3		2-192	MAC95-1		MAC97A1	2-192
MAC91A3	MAC97-3		2-192	MAC95A1		MAC97A1	2-192
MAC91-4	MAC97-4		2-192	MAC95-2		MAC97A2	2-192
MAC91A4	MAC97-4		2-192	MAC95A2		MAC97A2	2-192
MAC91-5	MAC97-5		2-192	MAC95-3		MAC97A3	2-192
MAC91A5	MAC97-5		2-192	MAC95A3		MAC97A3	2-192
MAC91-6	MAC97-6		2-192	MAC95-4		MAC97A4	2-192
MAC91A6	MAC97-6		2-192	MAC95A4		MAC97A4	2-192
MAC91-7	MAC97-7		2-192	MAC95-5		MAC97A5	2-192
MAC91A7	MAC97-7		2-192	MAC95A5		MAC97A5	2-192
MAC91-8	MAC97-8		2-192	MAC95-6		MAC97A6	2-192
MAC91A8	MAC97-8		2-192	MAC95A6		MAC97A6	2-192
MAC92-1	MAC97A1		2-192	MAC95-7		MAC97A7	2-192
MAC92A1		MAC97A1	2-192	MAC95A7		MAC97A7	2-192
MAC92-2	MAC97A2		2-192	MAC95-8		MAC97A8	2-192
MAC92A2		MAC97A2	2-192	MAC95A8		MAC97A8	2-192
MAC92-3	MAC97A3		2-192	MAC96-1		MAC97B1	2-192
MAC92A3		MAC97A3	2-192	MAC96A1		MAC97B1	2-192
MAC92-4	MAC97A4		2-192	MAC96-2		MAC97B2	2-192
MAC92A4		MAC97A4	2-192	MAC96A2		MAC97B2	2-192

2.1



# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
MAC96-3		MAC97B3	2-192	MAC218-9	MAC218-9		2-200
MAC96A3		MAC97B3	2-192	MAC218A9	MAC218A9		2-200
MAC96-4		MAC97B4	2-192	MAC218-10	MAC218-10		2-200
MAC96A4		MAC97B4	2-192	MAC218A10	MAC218A10		2-200
MAC96-5		MAC97B5	2-192	MAC222-2	MAC218-4		2-200
MAC96A5		MAC97B5	2-192	MAC222A1	MAC218A4		2-200
MAC96-6		MAC97B6	2-192	MAC222-2	MAC218-4		2-200
MAC96A6		MAC97B6	2-192	MAC222A2	MAC218A4		2-200
MAC96-7		MAC97B7	2-192	MAC222-3	MAC218-4		2-200
MAC96A7		MAC97B7	2-192	MAC222A3	MAC218A4		2-200
MAC96-8		MAC97B8	2-192	MAC222-4	MAC218-4		2-200
MAC96A8		MAC97B8	2-192	MAC222A4	MAC218A4		2-200
MAC97-1	MAC97-1		2-192	MAC222-5	MAC218-5		2-200
MAC97A1	MAC97A1		2-192	MAC222A5	MAC218A5		2-200
MAC97B1	MAC97B1		2-192	MAC222-6	MAC218-6		2-200
MAC97-2	MAC97-2		2-192	MAC222A6	MAC218A6		2-200
MAC97A2	MAC97A2		2-192	MAC222-7	MAC218-7		2-200
MAC97B2	MAC97B2		2-192	MAC222A7	MAC218A7		2-200
MAC97-3	MAC97-3		2-192	MAC222-8	MAC218-8		2-200
MAC97A3	MAC97A3		2-192	MAC222A8	MAC218A8		2-200
MAC97B3	MAC97B3		2-192	MAC222-9	MAC218-9		2-200
MAC97-4	MAC97-4		2-192	MAC222A9	MAC218A9		2-200
MAC97A4	MAC97A4		2-192	MAC222-10	MAC218-10		2-200
MAC97B4	MAC97B4		2-192	MAC222A10	MAC218A10		2-200
MAC97-5	MAC97-5		2-192	MAC223-1	MAC223-1		—
MAC97A5	MAC97A5		2-192	MAC223A1	MAC223A1		—
MAC97B5	MAC97B5		2-192	MAC223-2	MAC223-2		—
MAC97-6	MAC97-6		2-192	MAC223A2	MAC223A2		—
MAC97A6	MAC97A6		2-192	MAC223-3	MAC223-3		2-203
MAC97B6	MAC97B6		2-192	MAC223A3	MAC223A3		2-203
MAC97-7	MAC97-7		2-192	MAC223-4	MAC223-4		2-203
MAC97A7	MAC97A7		2-192	MAC223A4	MAC223A4		2-203
MAC97B7	MAC97B7		2-192	MAC223-5	MAC223-5		2-203
MAC97-8	MAC97-8		2-192	MAC223A5	MAC223A5		2-203
MAC97A8	MAC97A8		2-192	MAC223-6	MAC223-6		2-203
MAC97B8	MAC97B8		2-192	MAC223A6	MAC223A6		2-203
MAC210-4	MAC210-4		2-196	MAC223-7	MAC223-7		2-203
MAC210A4	MAC210A4		2-196	MAC223A7	MAC223A7		2-203
MAC210-5	MAC210-5		2-196	MAC223-8	MAC223-8		2-203
MAC210A5	MAC210A5		2-196	MAC223A8	MAC223A8		2-203
MAC210-6	MAC210-6		2-196	MAC223-9	MAC223-9		2-203
MAC210A6	MAC210A6		2-196	MAC223A9	MAC223A9		2-203
MAC210-7	MAC210-7		2-196	MAC223-10	MAC223-10		2-203
MAC210A7	MAC210A7		2-196	MAC223A10	MAC223A10		2-203
MAC210-8	MAC210-8		2-196	MAC224-4	MAC224-4		2-206
MAC210A8	MAC210A8		2-196	MAC224A4	MAC224A4		2-206
MAC210-9	MAC210-9		2-196	MAC224-5	MAC224-5		2-206
MAC210A9	MAC210A9		2-196	MAC224A5	MAC224A5		2-206
MAC210-10	MAC210-10		2-196	MAC224-6	MAC224-6		2-206
MAC210A10	MAC210A10		2-196	MAC224A6	MAC224A6		2-206
MAC218-4	MAC218-4		2-200	MAC224-7	MAC224-7		2-206
MAC218A4	MAC218A4		2-200	MAC224A7	MAC224A7		2-206
MAC218-5	MAC218-5		2-200	MAC224-8	MAC224-8		2-206
MAC218A5	MAC218A5		2-200	MAC224A8	MAC224A8		2-206
MAC218-6	MAC218-6		2-200	MAC224-9	MAC224-9		2-206
MAC218A6	MAC218A6		2-200	MAC224A9	MAC224A9		2-206
MAC218-7	MAC218-7		2-200	MAC224-10	MAC224-10		2-206
MAC218A7	MAC218A7		2-200	MAC224A10	MAC224A10		2-206
MAC218-8	MAC218-8		2-200	MAC228-2	MAC228-2		2-209
MAC218A8	MAC218A8		2-200	MAC228A2	MAC228A2		2-209

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
MAC228-3	MAC228-3		2-209	MAC3030-40	MAC3030-40		2-216
MAC228A3	MAC228A3		2-209	MAC3030-40I	MAC3030-40I		2-216
MAC228-4	MAC228-4		2-209	MAC3040-4	MAC3040-4		2-216
MAC228A4	MAC228A4		2-209	MAC3040-8	MAC3040-8		2-216
MAC228-5	MAC228-5		2-209	MAC3040-15	MAC3040-15		2-216
MAC228A5	MAC228A5		2-209	MAC3040-25	MAC3040-25		2-216
MAC228-6	MAC228-6		2-209	MAC3040-40	MAC3040-40		2-216
MAC228A6	MAC228A6		2-209	MAC3040-40I	MAC3040-40I		2-216
MAC228-7	MAC228-7		2-209	MAC5571	2N5571		2-123
MAC228A7	MAC228A7		2-209	MAC5572	2N5572		2-123
MAC228-8	MAC228-8		2-209	MAC5573	2N5573		2-123
MAC228A8	MAC228A8		2-209	MAC5574	2N5574		2-123
MAC228-9	MAC228-9		2-209	MAC40688	T6420B		2-347
MAC228A9	MAC228A9		2-209	MAC40689	T6420D		2-347
MAC228-10	MAC228-10		2-209	MAC40690	T6420M		2-347
MAC228A10	MAC228A10		2-209	MAC40795	T4101M		2-119
MAC515-4	MAC515-4		2-211	MAC40796	T4111M		2-119
MAC515A4	MAC515A4		2-211	MAC40799	T4121B		—
MAC515-5	MAC515-5		2-211	MAC40800	T4121D		—
MAC515A5	MAC515A5		2-211	MAC40801	T4121M		2-119
MAC515-6	MAC515-6		2-211	MAC40802	2N6145		2-123
MAC515A6	MAC515A6		2-211	MAC40803	2N6146		2-123
MAC515-7	MAC515-7		2-211	MAC40804	2N6147		2-123
MAC515A7	MAC515A7		2-211	MBS4991	MBS4991		2-222
MAC515-8	MAC515-8		2-211	MBS4992	MBS4992		2-222
MAC515A8	MAC515A8		2-211	MCR22-2	MCR22-2		2-226
MAC515-9	MAC515-9		2-211	MCR22-3	MCR22-3		2-226
MAC515A9	MAC515A9		2-211	MCR22-4	MCR22-4		2-226
MAC515-10	MAC515-10		2-211	MCR22-5	MCR22-5		2-226
MAC515A10	MAC515A10		2-211	MCR22-6	MCR22-6		2-226
MAC525-4	MAC525-4		2-211	MCR22-7	MCR22-7		2-226
MAC525A4	MAC525A4		2-211	MCR22-8	MCR22-8		2-226
MAC525-5	MAC525-5		2-211	MCR63-1	MCR63-1		2-230
MAC525A5	MAC525A5		2-211	MCR63-2	MCR63-2		2-230
MAC525-6	MAC525-6		2-211	MCR63-3	MCR63-3		2-230
MAC525A6	MAC525A6		2-211	MCR63-4	MCR63-4		2-230
MAC525-7	MAC525-7		2-211	MCR63-5	MCR63-5		2-230
MAC525A7	MAC525A7		2-211	MCR63-6	MCR63-6		2-230
MAC525-8	MAC525-8		2-211	MCR63-7	MCR63-7		2-230
MAC525A8	MAC525A8		2-211	MCR63-8	MCR63-8		2-230
MAC525-9	MAC525-9		2-211	MCR63-9	MCR63-9		2-230
MAC525A9	MAC525A9		2-211	MCR63-10	MCR63-10		2-230
MAC525-10	MAC525-10		2-211	MCR64-1	MCR64-1		2-230
MAC525A10	MAC525A10		2-211	MCR64-2	MCR64-2		2-230
MAC3010-4	MAC3010-4		2-216	MCR64-3	MCR64-3		2-230
MAC3010-8	MAC3010-8		2-216	MCR64-4	MCR64-4		2-230
MAC3010-15	MAC3010-15		2-216	MCR64-5	MCR64-5		2-230
MAC3010-25	MAC3010-25		2-216	MCR64-6	MCR64-6		2-230
MAC3010-40	MAC3010-40		2-216	MCR64-7	MCR64-7		2-230
MAC3010-40I	MAC3010-40I		2-216	MCR64-8	MCR64-8		2-230
MAC3020-4	MAC3020-4		2-216	MCR64-9	MCR64-9		2-230
MAC3020-8	MAC3020-8		2-216	MCR64-10	MCR64-10		2-230
MAC3020-15	MAC3020-15		2-216	MCR65-1	MCR65-1		2-230
MAC3020-25	MAC3020-25		2-216	MCR65-2	MCR65-2		2-230
MAC3020-40	MAC3020-40		2-216	MCR65-3	MCR65-3		2-230
MAC3020-40I	MAC3020-40I		2-216	MCR65-4	MCR65-4		2-230
MAC3030-4	MAC3030-4		2-216	MCR65-5	MCR65-5		2-230
MAC3030-8	MAC3030-8		2-216	MCR65-6	MCR65-6		2-230
MAC3030-15	MAC3030-15		2-216	MCR65-7	MCR65-7		2-230
MAC3030-25	MAC3030-25		2-216	MCR65-8	MCR65-8		2-230

2.1

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
MCR65-9	MCR65-9		2-230	MCR204	MCR204		2-250
MCR65-10	MCR65-10		2-230	MCR205	MCR205		2-250
MCR67-1	MCR67-1		2-232	MCR206	MCR206		2-250
MCR67-2	MCR67-2		2-232	MCR218-4	MCR218-4		2-254
MCR67-3	MCR67-3		2-232	MCR218-5	MCR218-5		2-254
MCR67-6	MCR67-6		—	MCR218-6	MCR218-6		2-254
MCR68-1	MCR68-1		2-232	MCR218-7	MCR218-7		2-254
MCR68-2	MCR68-2		2-232	MCR218-8	MCR218-8		2-254
MCR68-3	MCR68-3		2-232	MCR218-9	MCR218-9		2-254
MCR68-6	MCR68-6		—	MCR218-10	MCR218-10		2-254
MCR69-1	MCR69-1		2-232	MCR220-5	MCR220-5		2-161
MCR69-2	MCR69-2		2-232	MCR220-7	MCR220-7		2-161
MCR69-3	MCR69-3		2-232	MCR220-9	MCR220-9		2-161
MCR69-6	MCR69-6		—	MCR221-5	MCR221-5		2-165
MCR70-1	MCR70-1		2-236	MCR221-7	MCR221-7		2-165
MCR70-2	MCR70-2		2-236	MCR221-9	MCR221-9		2-165
MCR70-3	MCR70-3		2-236	MCR225-5	MCR225-5		2-169
MCR70-6	MCR70-6		—	MCR225-7	MCR225-7		2-169
MCR71-1	MCR71-1		2-236	MCR225-9	MCR225-9		2-169
MCR71-2	MCR71-2		2-236	MCR225-12	MCR225-12		2-169
MCR71-3	MCR71-3		2-236	MCR264-4	MCR264-4		2-256
MCR71-6	MCR71-6		—	MCR264-6	MCR264-6		2-256
MCR72-1	MCR72-1		2-240	MCR264-8	MCR264-8		2-256
MCR72-2	MCR72-2		2-240	MCR264-10	MCR264-10		2-256
MCR72-3	MCR72-3		2-240	MCR264-12	MCR264-12		2-256
MCR72-4	MCR72-4		2-240	MCR265-4	MCR265-4		2-259
MCR72-5	MCR72-5		2-240	MCR265-6	MCR265-6		2-259
MCR72-6	MCR72-6		2-240	MCR265-8	MCR265-8		2-259
MCR72-7	MCR72-7		2-240	MCR265-10	MCR265-10		2-259
MCR72-8	MCR72-8		2-240	MCR306-1	2N6236		2-151
MCR100-3	MCR100-3		2-242	MCR306-2	2N6237		2-151
MCR100-4	MCR100-4		2-242	MCR306-3	2N6238		2-151
MCR100-5	MCR100-5		2-242	MCR306-4	2N6239		2-151
MCR100-6	MCR100-6		2-242	MCR306-5	2N6240		2-151
MCR100-7	MCR100-7		2-242	MCR306-6	2N6240		2-151
MCR100-8	MCR100-8		2-242	MCR525-4	MCR525-4		2-262
MCR101	MCR101		2-244	MCR525-5	MCR525-5		2-262
MCR102	MCR102		2-244	MCR525-6	MCR525-6		2-262
MCR103	MCR103		2-244	MCR525-7	MCR525-7		2-262
MCR104	MCR104		2-244	MCR525-8	MCR525-8		2-262
MCR106-1	MCR106-1		2-246	MCR525-9	MCR525-9		2-262
MCR106-2	MCR106-2		2-246	MCR525-10	MCR525-10		2-262
MCR106-3	MCR106-3		2-246	MCR568-1	MCR568-1		2-266
MCR106-4	MCR106-4		2-246	MCR568-2	MCR568-2		2-266
MCR106-5	MCR106-5		2-246	MCR568-3	MCR568-3		2-266
MCR106-6	MCR106-6		2-246	MCR568-6	MCR568-6		2-266
MCR106-7	MCR106-7		2-246	MCR569-1	MCR569-1		2-266
MCR106-8	MCR106-8		2-246	MCR569-2	MCR569-2		2-266
MCR107-1		MCR106-1	2-246	MCR569-3	MCR569-3		2-266
MCR107-2		MCR106-2	2-246	MCR569-6	MCR569-6		2-266
MCR107-3		MCR106-3	2-246	MCR649AP1	MCR649AP1		2-66
MCR107-4		MCR106-4	2-246	MCR649AP2	MCR649AP2		2-66
MCR107-5		MCR106-5	2-246	MCR649AP3	MCR649AP3		2-66
MCR107-6		MCR106-6	2-246	MCR649AP4	MCR649AP4		2-66
MCR107-7		MCR106-7	2-246	MCR649AP5	MCR649AP5		2-66
MCR107-8		MCR106-8	2-246	MCR649AP6	MCR649AP6		2-66
MCR120		2N5064	2-105	MCR649AP7	MCR649AP7		2-66
MCR201	MCR201		2-250	MCR649AP8	MCR649AP8		2-66
MCR202	MCR202		2-250	MCR649AP9	MCR649AP9		2-66
MCR203	MCR203		2-250	MCR649AP10	MCR649AP10		2-66

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
MCR729-5	MCR729-5		2-268	MCR1906-1	MCR1906-1		2-275
MCR729-6	MCR729-6		2-268	MCR1906-2	MCR1906-2		2-275
MCR729-7	MCR729-7		2-268	MCR1906-3	MCR1906-3		2-275
MCR729-8	MCR729-8		2-268	MCR1906-4	MCR1906-4		2-275
MCR729-9	MCR729-9		2-268	MCR1906-5	MCR1906-5		2-275
MCR729-10	MCR729-10		2-268	MCR1906-6	MCR1906-6		2-275
MCR808-1		MCR3818-1	2-282	MCR1906-7	MCR1906-7		2-275
MCR808-2		2N5164	2-109	MCR1906-8	MCR1906-8		2-275
MCR808-3		MCR3818-3	2-282	MCR2080	MCR2080		2-277
MCR808-4		2N5165	2-109	MCR2080A	MCR2080A		2-277
MCR808-5		MCR3818-5	2-282	MCR2080-4	MCR2080-4		2-277
MCR808-6		2N5166	2-109	MCR2080A4	MCR2080A4		2-277
MCR808-7		MCR3818-7	2-282	MCR2080-5	MCR2080-5		2-277
MCR808-8		2N5167	2-109	MCR2080A5	MCR2080A5		2-277
MCR808-9		MCR3818-9	2-282	MCR2080-6	MCR2080-6		2-277
MCR808-10		2N2647	2-69	MCR2080A6	MCR2080A6		2-277
MCR808R2		2N5164	2-109	MCR2080-7	MCR2080-7		2-277
MCR808R4		2N5165	2-109	MCR2080A7	MCR2080A7		2-277
MCR808R6		2N5166	2-109	MCR2080-8	MCR2080-8		2-277
MCR808R8		2N5167	2-109	MCR2080A8	MCR2080A8		2-277
MCR914-1		2N1595	2-58	MCR2080-9	MCR2080-9		2-277
MCR914-2		2N1595	2-58	MCR2080A9	MCR2080A9		2-277
MCR914-3		2N1596	2-58	MCR2080-10	MCR2080-10		2-277
MCR914-4		2N1597	2-58	MCR2080A10	MCR2080A10		2-277
MCR914-5		2N1598	2-58	MCR2150	MCR2150		2-280
MCR914-6		2N1599	2-58	MCR2150A	MCR2150A		2-280
MCR1000-4	MCR1000-4		2-270	MCR2150-4	MCR2150-4		2-280
MCR1000-6	MCR1000-6		2-270	MCR2150A4	MCR2150A4		2-280
MCR1000-8	MCR1000-8		2-270	MCR2150-5	MCR2150-5		2-280
MCR1305R2		2N5168	2-109	MCR2150A5	MCR2150A5		2-280
MCR1305R4		2N5169	2-109	MCR2150-6	MCR2150-6		2-280
MCR1305R6		2N5170	2-109	MCR2150A6	MCR2150A6		2-280
MCR1305R8		2N5171	2-109	MCR2150-7	MCR2150-7		2-280
MCR1308-1	MCR3918-1		2-282	MCR2150A7	MCR2150A7		2-280
MCR1308-2		2N5168	2-109	MCR2150-8	MCR2150-8		2-280
MCR1308-3	MCR3918-3		2-282	MCR2150A8	MCR2150A8		2-280
MCR1308-4		2N5169	2-109	MCR2150-9	MCR2150-9		2-280
MCR1308-5	MCR3918-5		2-282	MCR2150A9	MCR2150A9		2-280
MCR1308-6		2N5170	2-109	MCR2150-10	MCR2150-10		2-280
MCR1308-7	MCR3918-7		2-282	MCR2150A10	MCR2150A10		2-280
MCR1308-8		2N5170	2-109	MCR2305-1		2N4167	2-79
MCR1308-9	MCR3918-9		2-282	MCR2305-2		2N4168	2-79
MCR1308R2		2N5168	2-109	MCR2305-3		2N4169	2-79
MCR1308R4		2N5169	2-109	MCR2305-4		2N4170	2-79
MCR1308R6		2N5170	2-109	MCR2305-5		2N4171	2-79
MCR1308R8		2N5171	2-109	MCR2305-6		2N4172	2-79
MCR1330		MPU131	2-311	MCR2305-7		2N4173	2-79
MCR1350		MPU132	2-311	MCR2305-8		2N4174	2-79
MCR1604-1		2N4183	2-79	MCR2315-1	2N4167		2-79
MCR1604-2		2N4184	2-79	MCR2315-2	2N4168		2-79
MCR1604-3		2N4185	2-79	MCR2315-3		2N4169	2-79
MCR1604-4		2N4186	2-79	MCR2315-4		2N4170	2-79
MCR1604-5		2N4187	2-79	MCR2315-5		2N4171	2-79
MCR1604-6		2N4188	2-79	MCR2315-6		2N4172	2-79
MCR1604-7		2N4189	2-79	MCR2315-7		2N4173	2-79
MCR1604-8		2N4190	2-79	MCR2315-8		2N4174	2-79
MCR1718-5	MCR1718-5		2-273	MCR2604-1		2N4183	2-79
MCR1718-6	MCR1718-6		2-273	MCR2604-2		2N4184	2-79
MCR1718-7	MCR1718-7		2-273	MCR2604-3		2N4185	2-79
MCR1718-8	MCR1718-8		2-273				

2.1



# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
MCR2604-5		2N4187	2-79	MCR3000-8	2N4444		2-91
MCR2604-6		2N4188	2-79	MCR3000-9C	MCR3000-9		—
MCR2604-7		2N4189	2-79	MCR3000-10C	MCR3000-10		—
MCR2604-8		2N4190	2-79	MCR3818-1	MCR3818-1		2-282
MCR2604L1	2N4183		2-79	MCR3818-2	MCR3818-2		2-282
MCR2604L2	2N4184		2-79	MCR3818-3	MCR3818-3		2-282
MCR2604L3	2N4185		2-79	MCR3818-4	MCR3818-4		2-282
MCR2604L4	2N4186		2-79	MCR3818-5	MCR3818-5		2-282
MCR2604L5	2N4187		2-79	MCR3818-6	MCR3818-6		2-282
MCR2604L6	2N4188		2-79	MCR3818-7	MCR3818-7		2-282
MCR2604L7	2N4189		2-79	MCR3818-8	MCR3818-8		2-282
MCR2604L8	2N4190		2-79	MCR3818-9	MCR3818-9		2-282
MCR2818-1	MCR3818-1		2-282	MCR3818-10	MCR3818-10		2-282
MCR2818-2		2N5164	2-109	MCR3835-1	MCR3835-1		2-286
MCR2818-3	MCR3818-3		2-282	MCR3835-2	MCR3835-2		2-286
MCR2818-4		2N5165	2-109	MCR3835-3	2N3870		2-286
MCR2818-5	MCR3818-5		2-282	MCR3835-4	2N3871		2-286
MCR2818-6		2N5166	2-109	MCR3835-5	MCR3835-5		2-286
MCR2818-7	MCR3818-7		2-282	MCR3835-6	2N3872		2-286
MCR2818-8		2N5167	2-109	MCR3835-7	MCR3835-7		2-286
MCR2818R2		2N5164	2-109	MCR3835-8	2N3873		2-286
MCR2818R4		2N5165	2-109	MCR3835-9	MCR3835-9		2-286
MCR2818R6		2N5166	2-109	MCR3835-10	MCR3835-10		2-286
MCR2818R8		2N5167	2-109	MCR3918-1	MCR3918-1		2-282
MCR2835-1	MCR3835-1		2-286	MCR3918-2	MCR3918-2		2-282
MCR2835-2	MCR3835-2		2-286	MCR3918-3	MCR3918-3		2-282
MCR2835-3		2N3870	2-73	MCR3918-4	MCR3918-4		2-282
MCR2835-4		2N3871	2-73	MCR3918-5	MCR3918-5		2-282
MCR2835-5	MCR3835-5		2-286	MCR3918-6	MCR3918-6		2-282
MCR2835-6		2N3872	2-73	MCR3918-7	MCR3918-7		2-282
MCR2835-7	MCR3835-7		2-286	MCR3918-8	MCR3918-8		2-282
MCR2835-8		2N3873	2-73	MCR3918-9	MCR3918-9		2-282
MCR2918-1	MCR3918-1		2-282	MCR3918-10	MCR3918-10		2-282
MCR2918-2		2N5168	2-109	MCR3935-1	MCR3935-1		2-286
MCR2918-3	MCR3918-3		2-282	MCR3935-2	MCR3935-2		2-286
MCR2918-4		2N5169	2-109	MCR3935-3	2N3896		2-286
MCR2918-5	MCR3918-5		2-282	MCR3935-4	2N3897		2-286
MCR2918-6		2N5170	2-109	MCR3935-5	MCR3935-5		2-286
MCR2918-7	MCR3918-7		2-282	MCR3935-6	2N3898		2-286
MCR2918-8		2N5171	2-109	MCR3935-7	MCR3935-7		2-286
MCR2918R2		2N5168	2-109	MCR3935-8	2N3899		2-286
MCR2918R4		2N5169	2-109	MCR3935-9	MCR3935-9		2-286
MCR2918R6		2N5170	2-109	MCR3935-10	MCR3935-10		2-286
MCR2918R8		2N5171	2-109	MCR4018-3		2N6167	2-147
MCR2935-1	MCR3935-1		2-286	MCR4018-4		2N6168	2-147
MCR2935-2	MCR3935-2		2-286	MCR4018-5		2N6169	2-147
MCR2935-3	2N3896		2-73	MCR4018-6		2N6169	2-147
MCR2935-4	2N3897		2-73	MCR4018-7		2N6170	2-147
MCR2935-5	MCR3935-5		2-286	MCR4018-8		2N6170	2-147
MCR2935-6	2N3898		2-73	MCR4035-3		2N6171	2-73
MCR2935-7	MCR3935-7		2-286	MCR4035-4		2N6172	2-73
MCR2935-8	2N3899		2-73	MCR4035-5		2N6173	2-73
MCR3000-1C	MCR3000-1		—	MCR4035-6		2N6173	2-73
MCR3000-2	2N4441		2-91	MCR4035-7		2N6174	2-73
MCR3000-3C	MCR3000-3		—	MCR4035-8		2N6174	2-73
MCR3000-4	2N4442		2-91	MK1V115	MK1V115		2-288
MCR3000-5C	MCR3000-5		—	MK1V125	MK1V125		2-288
MCR3000-6	2N4443		2-91	MK1V135	MK1V135		2-288
MCR3000-7C	MCR3000-7		—	MK1V240	MK1V240		2-291
				MK1V260	MK1V260		2-291

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
MK1V270	MK1V270		2-291	Q2004F31		T2302PB	—
MKP9V120	MKP9V120		2-294	Q2004F41		SC136B	2-329
MKP9V130	MKP9V130		2-294	Q2004L3		2N6071A	2-131
MKP9V240	MKP9V240		2-294	Q2004L4		2N6071A	2-131
MKP9V260	MKP9V260		2-294	Q2006F31		SC136B	2-329
MKP9V270	MKP9V270		2-294	Q2006F41		SC136B	2-329
MOC633A	MOC633A		2-297	Q2006L4		T2500B	2-339
MOC634A	MOC634A		2-297	Q2006L5		SC141B	2-131
MOC635A	MOC635A		2-297	Q2006R4		T2500B	2-339
MOC640A	MOC640A		2-297	Q2008F41		T2800B	2-341
MOC641A	MOC641A		2-297	Q2008L4		T2800B	2-341
MOC3009	MOC3009		—	Q2008L4A		T2800B	2-341
MOC3010	MOC3010		—	Q2008L5		MAC218-4	2-200
MOC3011	MOC3011		—	Q2008R4		T2800B	2-341
MOC3020	MOC3020		—	Q2010F41		SC146B	2-331
MOC3021	MOC3021		—	Q2010L4		SC146B	2-331
MOC3030	MOC3030		2-305	Q2010L5		SC146B	2-331
MOC3031	MOC3031		2-305	Q2010R4		SC146B	2-331
MOC3040	MOC3040		2-308	Q2012L5		2N6346A	2-157
MOC3041	MOC3041		2-308	Q2012R5		2N6346A	2-157
MPT20		1N5758	2-52	Q2015G		SC251B	2-333
MPT24		1N5759	2-52	Q2015H		SC250B	2-333
MPT28		1N5760	2-52	Q2015L5		MAC15A4	2-185
MPT32		1N5761	2-52	Q2015R5		MAC15A4	2-185
MPT36		1N5762	—	Q2025		SC261B	—
MPU131	MPU131		2-311	Q2025D		SC260B3	—
MPU132	MPU132		2-311	Q2025G		SC261B	—
MPU133	MPU133		2-311	Q2025H		SC260B	2-335
MPU231		2N6116	2-135	Q2025P		MAC525-4	2-211
MPU232		2N6117	2-135	Q2025R5	MAC223-4		2-203
MPU233		2N6118	2-135	Q2040		T6401B	2-349
MPU6027	MPU6027		2-315	Q2040D		T6420B	2-347
MPU6028	MPU6028		2-315	Q2040P		MAC50-4	2-188
MU10	MU10		2-319	Q4001L3		T2327D	—
MU20	MU20		2-319	Q4001L4		T2322D	2-337
MU970		2N2646	2-69	Q4001M3		T2302PD	—
MU971		2N2647	2-69	Q4001M4		SC136D	2-329
MU2646	MU2646		2-321	Q4003L3		2N6073A	2-131
MU4891	MU4891		2-323	Q4003L4		2N6073A	2-131
MU4892	MU4892		2-323	Q4003M3		T2302PD	—
MU4893	MU4893		2-323	Q4003M4		SC136D	2-329
MU4894	MU4894		2-323	Q4003P3		T2302PD	—
MUS4987		MBS4991	2-222	Q4003P4		SC136D	2-329
MUS4988		MBS4992	2-222	Q4004F31		T2302PD	—
Q200E3		MAC97-4	2-192	Q4004F41		SC136D	2-329
Q200E4		MAC97-4	2-192	Q4004L3		2N6073A	2-131
Q201E3		MAC97-4	2-192	Q4004L4		2N6073A	2-131
Q201E4		MAC97-4	2-192	Q4006F41		SC136D	2-329
Q400E3		MAC97-6	2-192	Q4006L4		T2500D	2-339
Q400E4		MAC97-6	2-192	Q4006L5		SC141D	2-131
Q2001L3		T2322B	2-337	Q4006R4		T2500D	2-339
Q2001L4		T2322B	2-337	Q4008F41		T2800D	2-341
Q2001M3		T2302PB	—	Q4008L4		T2800D	2-341
Q2001M4		SC136B	2-329	Q4008L4A		T2800D	2-341
Q2003L3		2N6071A	2-131	Q4008L5		MAC218-6	2-200
Q2003L4		2N6071A	2-131	Q4008R4		T2800D	2-341
Q2003M3		T2302PB	—	Q4010F41		SC146D	2-331
Q2003M4		SC136B	2-329	Q4010L4		SC146D	2-331
Q2003P3		T2302PB	—	Q4010L5		SC146D	2-331
Q2003P4		SC136B	2-329	Q4010R4		SC146D	2-331

2.1



# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
Q4012L5		2N6347A	2-157	Q6015H		SC250M	2-333
Q4012R5		2N6347A	2-157	Q6015L5		MAC15A8	2-185
Q4015G		SC251D	2-333	Q6015R5		MAC15A8	2-185
Q4015H		SC250D	2-333	Q6025		SC261M	—
Q4015L5		MAC15A6	2-185	Q6025D		SC261M3	—
Q4015R5		MAC15A6	2-185	Q6025G		SC261M	—
Q4025		SC261D	—	Q6025H		SC260M	2-335
Q4025D		SC260D3	—	Q6025L5		MAC223-8	2-203
Q4025G		SC261D	—	Q6025P		MAC525-8	2-211
Q4025H		SC260D	2-335	Q6025R5	MAC223-8		2-203
Q4025P		MAC525-6	2-211	Q6040		T6400M	2-347
Q4025R5	MAC223-6		2-203	Q6040D		T6420M	2-347
Q4040		T6401D	2-349	Q6040P		MAC50-8	2-188
Q4040D		T6420D	2-347	Q8010L5		SC146N	—
Q4040P		MAC50-6	2-188	Q8010R5		SC146N	—
Q5004F41		SC136E	2-329	Q8012L5		2N6349A	2-157
Q5004L4		2N6074A	2-131	Q8012R5		2N6349A	2-157
Q5006F41		T2500E	—	Q8015L5		MAC15A10	2-185
Q5006L4		T2500E	—	Q8015R5		MAC15A10	2-185
Q5006L5		SC141E	2-331	S0301L		MCR106-2	2-246
Q5006R4		T2500E	—	S0301LS1		MCR106-2	2-246
Q5008F41		T2800D	2-341	S0301LS2		MCR106-2	2-246
Q5008L4		T2800E	2-341	S0301LS3		MCR106-2	2-246
Q5008L4A		T2800E	2-341	S0301M	2N1595		2-58
Q5008L5		MAC218-7	2-200	S0301MS1	2N4212		2-89
Q5008R4		T2800E	2-341	S0301MS2	2N2322		2-64
Q5010F41		SC146E	2-331	S0301MS3	MCR1906-1		2-275
Q5010L4		SC146E	2-331	S0303L		MCR106-2	2-246
Q5010L5		SC146E	2-331	S0303LS1		MCR106-2	2-246
Q5010R4		SC146E	2-331	S0303LS2		MCR106-1	2-246
Q5012L5		2N6348A	2-157	S0303LS3		MCR106-1	2-246
Q5012R5		2N6348A	2-157	S0303MS2		2N6236	2-151
Q5015G		SC251E	2-333	S0303MS3		2N6236	2-151
Q5015H		SC250E	2-333	S0306FS21		MCR72-1	2-240
Q5015L5		MAC15A7	—	S0306FS31		MCR72-1	2-240
Q5015R5		MAC15A7	—	S0306L		S2800F	2-325
Q5025		SC261E	—	S0306LS2		MCR72-2	2-240
Q5025G		SC261E	—	S0306LS3		MCR72-2	2-240
Q5025H		SC260E	2-335	S0308F1		MCR3000-1	—
Q5025L5		MAC223-7	2-203	S0308F3		MCR3000-1	—
Q5025P		MAC525-7	2-211	S0308FS4		MCR72-1	2-240
Q5025R5	MAC223-7		2-203	S0308FS21		MCR72-2	2-240
Q5040		T6401E	—	S0308FS31		MCR72-1	2-240
Q5040D		T6420E	—	S0308L		S2800F	2-325
Q5040P		MAC50-7	2-188	S0308LS2		MCR72-2	2-240
Q6004F41		SC136M	2-329	S0308LS3		MCR72-2	2-240
Q6004L4		2N6074A	2-131	S0308R		S2800F	2-325
Q6006F51		SC136M	2-329	S0310F1		2N6394	2-161
Q6006L5		SC141M	2-331	S0310L		2N6394	2-161
Q6006R5		SC141M	2-331	S0312L		2N6394	2-161
Q6008F51		T2802M	2-341	S0312R		2N6394	2-161
Q6008L5		MAC218-8	2-200	S0315H		2N1843	2-60
Q6008L5A		MAC218-8	2-200	S0315L		2N6400	2-165
Q6008R5		MAC218-8	2-200	S0316R		2N6400	2-165
Q6010F51		SC146M	2-331	S0320L		2N6504	2-169
Q6010L5		SC146M	2-331	S0325D		C230F3	2-181
Q6010R5		SC146M	2-331	S0325H	2N681		2-54
Q6012L5		2N6348A	2-157	S0325R		2N6504	2-169
Q6012R5		2N6348A	2-157	S0335D		C228F	2-179
Q6015G		SC251M	2-333	S0335G	MCR3835-1		2-286

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
S0335H	MCR3935-1		2-286	S1001MS2	2N2324		2-64
S0501L		MCR106-2	2-246	S1001MS3	MCR1906-3		2-275
S0501LS1		MCR106-2	2-246	S1003L		MCR106-3	2-246
S0501LS2		MCR106-2	2-246	S1003LS1		MCR106-3	2-246
S0501LS3		MCR106-2	2-246	S1003LS2		MCR106-3	2-246
S0501M	2N1595		2-58	S1003LS3		MCR106-3	2-246
S0501MS1	2N4213		2-89	S1003MS2		2N6238	2-151
S0501MS2	2N2323		2-64	S1003MS3		2N6238	2-151
S0501MS3	MCR1906-2		2-275	S1006FS21		MCR72-3	2-240
S0503L		MCR106-2	2-246	S1006FS31		MCR72-3	2-240
S0503LS1		MCR106-2	2-246	S1006L		S2800A	2-325
S0503LS2		MCR106-2	2-246	S1006LS2		MCR72-3	2-240
S0503LS3		MCR106-2	2-246	S1006LS3		MCR72-3	2-240
S0503MS2		2N6237	2-151	S1008F1		MCR3000-3	—
S0503MS3		2N6237	2-151	S1008F3		MCR3000-3	—
S0505FS21		MCR72-2	2-240	S1008FS21		MCR72-3	2-240
S0505FS31		MCR72-2	2-240	S1008FS31		MCR72-3	2-240
S0506FS21		MCR72-2	2-240	S1008L		MCR3000-3	—
S0506FS31		MCR72-2	2-240	S1008LS2		MCR72-3	2-240
S0506L		S2800F	2-325	S1008LS3		MCR72-3	2-240
S0506LS2		MCR72-2	2-240	S1008R		S2800A	2-325
S0506LS3		MCR72-2	2-240	S1010F1		2N6395	2-161
S0508F1		2N4441	2-91	S1010L		2N6395	2-161
S0508F3		2N4441	2-91	S1012L		2N6395	2-161
S0508FS31		MCR72-2	2-240	S1012R		2N6395	2-161
S0508L		S2800F	2-325	S1015L		2N6401	2-165
S0508LS2		MCR72-2	2-240	S1016R		2N6401	2-165
S0508LS3		MCR72-2	2-240	S1020L		2N6505	2-169
S0508R		S2800F	2-325	S1025D		C230A3	2-181
S0508S21		MCR72-2	2-240	S1025H	2N683		2-54
S0510L		2N6394	2-161	S1025R		2N6505	2-169
S0512L		2N6394	2-161	S1035D		C228A3	2-179
S0512R		2N6394	2-161	S1035G	2N3870		2-73
S0515L		2N6400	2-165	S1035H	2N3896		2-73
S0516R		2N6400	2-165	S2001L		MCR106-4	2-246
S0520L		2N6504	2-169	S2001LS1		MCR106-4	2-246
S0525D		C230F3	2-181	S2001LS2		MCR106-4	2-246
S0525H	2N682		2-54	S2001LS3		MCR106-4	2-246
S0535D		C228F3	2-179	S2001M	2N1597		2-58
S0535G	MCR3835-2		2-286	S2001MS1	2N4216		2-89
S0535H	MCR3935-2		2-286	S2001MS2	2N2326		2-64
S106A	C106A1		—	S2001MS3		MCR1906-4	2-275
S106B	C106B1		—	S2003L		MCR106-4	2-246
S106C	C106C1		—	S2003LS1		MCR106-4	2-246
S106D	C106D1		—	S2003LS2		MCR106-4	2-246
S106E	C106E1		—	S2003LS3		MCR106-4	2-246
S106F	C106F1		—	S2003MS2		2N6239	2-151
S106M	C106M		—	S2003MS3		2N6239	2-151
S107A		C106A	—	S2006FS21		MCR72-4	2-240
S107B		C106B	—	S2006FS31		MCR72-4	2-240
S107C		C106C	—	S2006L		S2800B	2-325
S107D		C106D	—	S2006LS2		MCR72-4	2-240
S107E		C106E	—	S2006LS3		MCR72-4	2-240
S107F		C106F	—	S2008F1		2N4442	2-91
S107M		C106M	—	S2008F3		2N4442	2-91
S1001L		MCR106-3	2-246	S2008FS21		MCR72-4	2-240
S1001LS1		MCR106-3	2-246	S2008FS31		MCR72-4	2-240
S1001LS3		MCR106-3	2-246	S2008LS2		MCR72-4	2-240
S1001M	2N1596		2-58	S2008LS3		MCR72-4	2-240
S1001MS1	2N4214		2-89	S2008R		S2800B	2-325

2.1

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
S2010L		2N6396	2-161	S4001L		MCR106-6	2-246
S2012L		2N6396	2-161	S4001LS1		MCR106-6	2-246
S2012R		2N6396	2-161	S4001LS2		MCR106-6	2-246
S2015L		2N6402	2-165	S4001LS3		MCR106-6	2-246
S2016R		2N6402	2-165	S4001M	2N1599		2-58
S2020L		2N6506	2-169	S4001MS1	2N4219		—
S2025D		C230B3	2-181	S4001MS2	2N2329		2-64
S2025H	2N685		2-54	S4001MS3	MCR1906-6		2-275
S2025R		2N6506	2-169	S4003L		MCR106-6	2-246
S2035D		C228B3	2-179	S4003LS1		MCR106-6	2-246
S2035G	2N3871		2-73	S4003LS2		MCR106-6	2-246
S2035H	2N3897		2-73	S4003LS3		MCR106-6	2-246
S2060A	2N6238		2-151	S4003MS2		2N6240	2-151
S2060B	2N6239		2-151	S4003MS3		2N6240	2-151
S2060C	MCR106-5		2-246	S4006B		MCR729-6	2-268
S2060D	2N6240		2-151	S4006FS21		MCR72-6	2-240
S2060E	MCR106-7		2-246	S4006FS31		MCR72-6	2-240
S2060F	2N6237		2-151	S4006L		S2800D	2-325
S2060M	2N6241		2-151	S4006LS2		MCR72-6	2-240
S2060Q	2N6236		2-151	S4006LS3		MCR72-6	2-240
S2060Y	2N6237		2-151	S4008F1		2N4443	2-91
S2061A	2N6238		2-151	S4008F3		2N4443	2-91
S2061B	2N6239		—	S4008FS21		MCR72-6	2-240
S2061C	MCR106-5		2-246	S4008FS31		MCR72-6	2-240
S2061D	2N6240		2-151	S4008L		MCR3000-6	2-91
S2061E	MCR106-7		2-246	S4008LS2		MCR72-6	2-240
S2061F	2N6237		2-151	S4008LS3		MCR72-6	2-240
S2061M	2N6241		2-151	S4008R		S2800D	2-325
S2061Q	2N6236		2-151	S4010L		2N6397	2-161
S2061Y	2N6237		2-151	S4012L		2N6397	2-161
S2062A	2N6238		2-151	S4012R		2N6397	2-161
S2062B	2N6239		2-151	S4015L		2N6403	2-165
S2062C	MCR106-5		2-246	S4016R		2N6403	2-165
S2062D	2N6240		2-151	S4020L		2N6507	2-169
S2062E	MCR106-7		2-246	S4025D		C230D3	2-181
S2062F	2N6237		2-151	S4025H	2N688		2-54
S2062M	2N6241		2-151	S4025R		2N6507	2-169
S2062Q	2N6236		2-151	S4035D		C228D3	2-179
S2062Y	2N6237		2-151	S4035G	2N3872		2-73
S2600B		C122B1	2-177	S4035H	2N3898		2-73
S2600D		C122D1	2-177	S5006B		MCR729-7	2-268
S2600M		C122M1	2-177	S5008L		MCR3000-7	—
S2610B		S2800B	2-325	S5025C		MCR649-7	—
S2610D		S2800D	2-325	S5025G		MCR3835-7	2-268
S2610M		S2800M	2-325	S5025H		MCR3935-7	2-268
S2620B		S2800B	2-325	S5035G	MCR3835-7		2-268
S2620D		S2800D	2-325	S5035H	MCR3935-7		2-268
S2620M		S2800M	2-325	S5800B		MCR2080A4	2-277
S2710B		S2800B	2-325	S5800C		MCR2080A5	2-277
S2710D		S2800D	2-325	S5800D		MCR2080A6	2-277
S2710M		S2800M	2-325	S5800E		MCR2080A7	2-277
S2800A	S2800A		2-325	S5800M		MCR2080A8	2-277
S2800B	S2800B	2-325	—	S6000C	MCR220-5		2-161
S2800C	S2800C		—	S6000E	MCR220-7		2-161
S2800D	S2800D		2-325	S6000S	MCR220-9		2-161
S2800E	S2800E		—	S6001L		MCR106-8	2-246
S2800F	S2800F		—	S6003L		MCR106-8	2-246
S2800M	S2800M		2-325	S6006L		S2800E	—
S2800N	S2800N		—	S6008F		2N4444	2-91
S2800S	S2800S		—	S6008F1		S2800E	—

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
S6008F3		2N4444	2-91	SC143E		MAC218A7	2-200
S6008L		S2800E	—	SC143M		MAC218A8	2-200
S6008R		S2800E	—	SC146A	SC146A	—	—
S6010L		2N6398	2-161	SC146B	SC146B	—	2-331
S6012L		2N6398	2-161	SC146C	SC146C	—	—
S6012R		2N6398	2-161	SC146D	SC146D	—	2-331
S6015L		2N6404	2-165	SC146E	SC146E	—	2-331
S6016R		2N6404	2-165	SC146F	SC146F	—	—
S6020L		2N6508	2-169	SC146M	SC146M	—	2-331
S6025D		C230M3	2-181	SC146N	SC146N	—	—
S6025H	2N690		2-54	SC146S	SC146S	—	—
S6025R		2N6508	2-169	SC149B		2N6342A	2-157
S6035D		C228M3	2-179	SC149D		2N6343A	2-157
S6035G	2N3873		2-73	SC149M		2N6344A	2-157
S6035H	2N3899		2-73	SC151B		MAC15-4	2-185
S6100C	MCR221-5		2-165	SC151D		MAC15-6	2-185
S6100E	MCR221-7		2-165	SC151E		MAC15-7	—
S6100S	MCR221-9		2-165	SC151M		MAC15-8	2-185
S6200A	S6200A		2-327	SC160B		MAC525-4	2-211
S6200B	S6200B		2-327	SC160D		MAC525-6	2-211
S6200D	S6200D		2-327	SC160E		MAC525-7	2-211
S6200M	S6200M		2-327	SC160M		MAC525-8	2-211
S6210A	S6210A		2-327	SC240B		T4121B	—
S6210B	S6210B		2-327	SC240D		T4121D	—
S6210D	S6210D		2-327	SC240E		T4121E	—
S6210M	S6210M		2-327	SC240M		T4121M	2-119
S6220A	S6220A		2-327	SC241B		T4101B	—
S6220B	S6220B		2-327	SC241D		T4101D	—
S6220D	S6220D		2-327	SC241E		T4101E	—
S6220M	S6220M		2-327	SC241M		T4101M	2-119
S6420A		2N6171	2-73	SC245A	SC245A	—	—
S6420D		2N6172	2-73	SC245B	SC245B	—	—
S6420M		2N6174	2-73	SC245C	SC245C	—	—
S6493M		MCR1718-8	2-273	SC245D	SC245D	—	—
S8015L		2N6405	2-165	SC245E	SC245E	—	—
S8016R		2N6405	2-165	SC245F	SC245F	—	—
S8020L		2N6509	2-169	SC245M	SC245M	—	—
S8025R		2N6509	2-169	SC245N	SC245N	—	—
SC92A	MAC97A2		2-192	SC245S	SC245S	—	—
SC92B	MAC97A4		2-192	SC246A	SC246A	—	—
SC92D	MAC97A6		2-192	SC246B	SC246B	—	—
SC92F	MAC97A1		2-192	SC246C	SC246C	—	—
SC129B		MAC223-4	2-203	SC246D	SC246D	—	—
SC129D		MAC223-6	2-203	SC246E	SC246E	—	—
SC129E		MAC223-7	2-203	SC246F	SC246F	—	—
SC129M		MAC223-8	2-203	SC246M	SC246M	—	—
SC136A	SC136A		2-329	SC246N	SC246N	—	—
SC136B	SC136B		2-329	SC246S	SC246S	—	—
SC136C	SC136C		2-329	SC250A	SC250A	—	—
SC136D	SC136D		2-329	SC250B	SC250B	—	—
SC136E	SC136E		2-329	SC250B3	SC250B2	—	2-333
SC136M	SC136M		2-329	SC250C	SC250C	—	—
SC141A	SC141A		—	SC250D	SC250D	—	2-333
SC141B	SC141B		2-331	SC250D3	SC250D3	—	2-333
SC141C	SC141C		—	SC250E	SC250E	—	2-333
SC141D	SC141D		2-331	SC250E3	SC250E3	—	2-333
SC141E	SC141E		2-331	SC250F	SC250F	—	—
SC141M	SC141M		2-331	SC250M	SC250M	—	2-333
SC143B		MAC218A4	2-200	SC250M3	SC250M3	—	2-333
SC143D		MAC218A6	2-200	SC250N	SC250N	—	—

2.1



# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
SC250S	SC250S		—	SISC149D		2N6347A	2-157
SC251A	SC251A		—	SISC149E		2N6348A	2-157
SC251B	SC251B		2-333	SISC149M		2N6348A	2-157
SC251C	SC251C		—	SISC149N		2N6349A	2-157
SC251D	SC251D		2-333	SISC149S		2N6349A	2-157
SC251E	SC251E		2-333	T106A1		C106A	2-175
SC251F	SC251F		—	T106B1		C106B	2-175
SC251M	SC251M		2-333	T106C1		C106C	2-175
SC251N	SC251N		—	T106D1		C106D	2-175
SC251S	SC251S		—	T106E1		C106E	2-175
SC260A	SC260A		—	T106F1		C106F	2-175
SC260B	SC260B		2-335	T106M1		C106M	2-175
SC260B3	SC260B3		2-335	T106Q1		C106Y	—
SC260C	SC260C		—	T106Y1		C106F	2-175
SC260D	SC260D		2-335	T107A1		C106A	2-175
SC260D3	SC260D3		2-335	T107B1		C106B	2-175
SC260E	SC260E		2-335	T107C1		C106C	2-175
SC260E3	SC260E3		2-335	T107D1		C106D	2-175
SC260F	SC260F		—	T107E1		C106E	2-175
SC260M	SC260M		2-335	T107F1		C106F	2-175
SC260M3	SC260M3		2-335	T107M1		C106M	2-175
SC261A	SC261A		—	T107Q1		C106Y	—
SC261B	SC261B		—	T107Y1		C106F	2-175
SC261C	SC261C		—	T1145A0		2N1595	2-58
SC261D	SC261D		—	T1145A1		2N1596	2-58
SC261E	SC261E		—	T1145A2		2N1597	2-58
SC261F	SC261F		—	T1145A3		2N1598	2-58
SC261M	SC261M		—	T1145A4		2N1599	2-58
SC265B		2N5444	2-115	T2301A		T2301PA	—
SC265D		2N5445	2-115	T2301B		T2301PB	—
SC265E		T6410E	—	T2301C		T2301PC	—
SC265M		2N5446	2-115	T2301D		T2301PD	—
SC266B		2N5441	2-115	T2301E		T2301PE	—
SC266D		2N5442	2-115	T2301F		T2301PF	—
SC266E		T6400E	—	T2301M		T2301PM	—
SC266M		2N5443	2-115	T2301PA	T2301PA	—	—
SISC122C		C122C1	2-177	T2301PB	T2301PB	—	—
SISC122D		C122D1	2-177	T2301PC	T2301PC	—	—
SISC122E		C122E1	2-177	T2301PD	T2301PD	—	—
SISC122M		C122M1	2-177	T2301PE	T2301PE	—	—
SISC122N		C122N1	—	T2301PF	T2301PF	—	—
SISC141C		SC141C	—	T2301PM	T2301PM	—	—
SISC141D		SC141D	2-331	T2302A		T2302PA	—
SISC141E		SC141E	2-331	T2302B		T2302PB	—
SISC141M		SC141M	2-331	T2302C		T2302PC	—
SISC141N		SC141N	—	T2302D		T2302PD	—
SISC141S		SC141S	—	T2302E		T2302PE	—
SISC143C		MAC218-5	2-200	T2302F		T2302PF	—
SISC143D		MAC218-6	2-200	T2302M		T2302PM	—
SISC143E		MAC218-7	2-200	T2302PA	T2302PA	—	—
SISC143M		MAC218-8	2-200	T2302PB	T2302PB	—	—
SISC143N		MAC218-10	2-200	T2302PC	T2302PC	—	—
SISC143S		MAC218-9	2-200	T2302PD	T2302PD	—	—
SISC146C		SC146C	—	T2302PE	T2302PE	—	—
SISC146D		SC146D	2-331	T2302PF	T2302PF	—	—
SISC146E		SC146E	2-331	T2302PM	T2302PM	—	—
SISC146M		SC146M	2-331	T2303F		SC136A	—
SISC146N		SC146N	—	T2304B		T2302PB	—
SISC146S		SC146S	—	T2304D		T2302PD	—
SISC149C		2N6347A	2-157	T2305B		T2302PB	—

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
T2305D		T2302PD	—	T2802E	T2802E		2-341
T2306A		SC136A	—	T2802F	T2802F		—
T2306B		SC136B	2-329	T2802M	T2802M		2-341
T2306D		SC136D	2-329	T2806B	T2800B		2-341
T2311A		T2301PA	—	T2806C	T2800C		2-341
T2311B		T2301PB	—	T2806D	T2800D		2-341
T2311D		T2301PD	—	T2806M	T2800M		2-341
T2311F		T2301PF	—	T2806N	T2800N		—
T2312A		T2302PA	—	T2850A		2N6346A	2-157
T2312B		T2302PB	—	T2850B		2N6346A	2-157
T2312D		T2302PD	—	T2850D		2N6347A	2-157
T2312F		T2302PF	—	T2850E	T2850E		—
T2313A		SC136A	—	T2851B	T2801B		2-343
T2313B		SC136B	2-329	T2851C	T2801C		2-343
T2313D		SC136D	2-329	T2851D	T2801D		2-343
T2313F		SC136A	—	T2851E	T2801E		2-343
T2313M		SC136M	2-329	T2856B	T2800B		2-341
T2322	T2322		2-337	T2856C	T2800C		2-341
T2322A	T2322A		2-337	T2856D	T2800D		2-341
T2322B	T2322B		2-337	T4100A	T4100A		—
T2322C	T2322C		2-337	T4100B	T4100B		—
T2322D	T2322D		2-337	T4100C	T4100C		—
T2322E	T2322E		2-337	T4100D	T4100D		—
T2322F	T2322F		2-337	T4100E	T4100E		—
T2323	T2323		2-337	T4100F	T4100F		—
T2323A	T2323A		2-337	T4100M	T4100M		2-123
T2323B	T2323B		2-337	T4101A	T4101A		—
T2323C	T2323C		2-337	T4101B	T4101B		—
T2323D	T2323D		2-337	T4101C	T4101C		—
T2323E	T2323E		2-337	T4101D	T4101D		—
T2323F	T2323F		2-337	T4101E	T4101E		—
T2500A	T2500A		—	T4101F	T4101F		—
T2500B	T2500B		2-339	T4101M	T4101M		2-119
T2500C	T2500C		—	T4106B	2N5571		2-123
T2500D	T2500D		2-339	T4106D	2N5572		2-123
T2500E	T2500E		—	T4106M	T4100M		2-123
T2500M	T2500M		2-339	T4107B	2N5567		2-119
T2500N	T2500N		2-339	T4107D	2N5568		2-119
T2500S	T2500S		—	T4107M	T4101M		2-119
T2506B	T2506B		2-339	T4110A	T4110A		—
T2506D	T2500D		2-339	T4110B	T4110B		—
T2800A	T2800A		—	T4110C	T4110C		—
T2800B	T2800B		2-341	T4110D	T4110D		—
T2800C	T2800C		2-341	T4110E	T4110E		—
T2800D	T2800D		2-341	T4110F	T4110F		—
T2800E	T2800E		2-341	T4110M	T4110M		2-123
T2800F	T2800F		—	T4111A	T4111A		—
T2800M	T2800M		2-341	T4111B	T4111B		—
T2801A	T2801A		—	T4111C	T4111C		—
T2801B	T2801B		2-343	T4111D	T4111D		—
T2801C	T2801C		2-343	T4111E	T4111E		—
T2801D	T2801D		2-343	T4111F	T4111F		—
T2801E	T2801E		2-343	T4111M	T4111M		2-119
T2801M	T2801M		2-343	T4116B	2N5573		2-123
T2800N	T2801N		—	T4116D	2N5574		2-123
T2800S	T2801S		—	T4116M	T4110M		2-123
T2802A	T2802A		—	T4117B	2N5569		2-119
T2802B	T2802B		2-341	T4117D	2N5570		2-119
T2802C	T2802C		2-341	T4117M	T4111M		2-119
T2802D	T2802D		2-341	T4120A	T4120A		—



# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
T4120B	T4120B		2-345	T6400B	T6400B		2-347
T4120C	T4120C		—	T6400C	T6400C		—
T4120D	T4120D		2-345	T6400D	T6400D		2-347
T4120E	T4120E		—	T6400E	T6400E		—
T4120F	T4120F		—	T6400M	T6400M		2-347
T4120M	T4120M		2-345	T6400N	T6400N		2-347
T4120N	T4120N		—	T6400S	T6400S		—
T4120S	T4120S		—	T6401A	T6401A		—
T4121A	T4121A		—	T6401B	T6401B		2-349
T4121B	T4121B		—	T6401C	T6401C		—
T4121C	T4121C		—	T6401D	T6401D		2-349
T4121D	T4121D		—	T6401E	T6401E		—
T4121E	T4121E		—	T6401M	T6401M		2-349
T4121F	T4121F		—	T6401N	T6401N		—
T4121M	T4121M		2-119	T6401S	T6401S		—
T4121N	T4121N		—	T6402E	2N5443		2-115
T4121S	T4121S		—	T6402F	2N5441		2-115
T4126B	T4126B		2-345	T6406B	2N5441		2-115
T4126D	T4126D		2-345	T6406D	2N5442		2-115
T4126M	T4126M		2-345	T6406E	2N5443		2-115
T4127B	T4127B		—	T6406M	2N5443		2-115
T4127D	T4127D		—	T6407B	T6407B		2-349
T4127M	T4127M		2-119	T6407D	T6407D		2-349
T4700B		MAC15A4	2-185	T6407E	T6407E		—
T4700C		MAC15A6	2-185	T6407M	T6407M		2-349
T4700E		MAC15A7	—	T6410A	T6410A		—
T4700F		MAC15A2	—	T6410B	T6410B		2-347
T4706B		MAC15A4	2-185	T6410C	T6410C		—
T4706D		MAC15A6	2-185	T6410D	T6410D		2-347
T6000A		MAC15A3	—	T6410E	T6410E		—
T6000B		MAC15A4	2-185	T6410M	T6410M		2-347
T6000C		MAC15A5	—	T6410N	T6410N		2-347
T6000D		MAC15A6	2-185	T6410S	T6410S		—
T6000E		MAC15A7	—	T6411A	T6411A		—
T6000F		MAC15A2	—	T6411B	T6411B		2-349
T6000M		MAC15A8	2-185	T6411C	T6411C		—
T6001A		MAC15A3	—	T6411D	T6411D		2-349
T6001B		MAC15A4	2-185	T6411E	T6411E		—
T6001C		MAC15A5	—	T6411M	T6411M		2-349
T6001D		MAC15A6	2-185	T6411N	T6411N		—
T6001E		MAC15A7	—	T6411S	T6411S		—
T6001F		MAC15A2	—	T6412E	2N5446		2-115
T6001M		MAC15A8	2-185	T6412F	2N5444		2-115
T6006A		MAC15A3	—	T6420A	T6420A		—
T6006B		MAC15A4	2-185	T6420B	T6420B		2-347
T6006C		MAC15A5	—	T6420C	T6420C		—
T6006D		MAC15A6	2-185	T6420D	T6420D		2-347
T6006E		MAC15A7	—	T6420E	T6420E		—
T6006F		MAC15A2	—	T6420M	T6420M		2-347
T6006M		MAC15A8	2-185	T6420N	T6420N		2-347
T6260B		MAC25A4	2-188	T6420S	T6420S		—
T6260C		MAC25A5	2-188	T6421A	T6421A		—
T6260D		MAC25A6	2-188	T6421B	T6421B		2-349
T6260E		MAC25A7	2-188	T6421C	T6421C		—
T6260M		MAC25A8	2-188	T6421D	T6421D		2-349
T6261B		MAC25-4	2-188	T6421E	T6421E		—
T6261C		MAC25-5	2-188	T6421M	T6421M		2-349
T6261E		MAC25-7	2-188	T6421N	T6421N		—
T6261M		MAC25-8	2-188	T6421S	T6421S		—
T6400A	T6400A		—	T6426B	T6420B		2-347

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
T6426D	T6420D		2-347	TIC221D		T4121D	—
T6426M	T6420M		2-347	TIC221E		T4121M	2-119
T6427B	T6421B		2-349	TIC222B		2N5569	2-119
T6427D	T6421D		2-349	TIC222E		2N5570	2-119
T6427M	T6421M		2-349	TIC222E		T4111M	2-119
TE205		MCR100-4	2-242	TIC226B		SC141B	2-331
TE305		MCR100-5	2-242	TIC226D		SC141D	2-331
TE405		MCR100-6	2-242	TIC230B		2N5567	2-119
TE505		MCR100-7	2-242	TIC230D		2N5568	2-119
TE605		MCR100-8	2-242	TIC230E		T4101M	2-119
TIC20		2N5567	2-119	TIC231B		T4121B	—
TIC21		2N5568	2-119	TIC231D		—	—
TIC22		2N5569	2-119	TIC231E		T4121M	2-119
TIC23		2N5570	2-119	TIC232B		2N5569	2-119
TIC39A	2N6238		2-151	TIC232D		2N5570	2-119
TIC39B	2N6239		2-151	TIC232E		T4111M	2-119
TIC39C	MCR100-5		2-242	TIC236B		2N6342A	2-157
TIC39D	2N6240		2-151	TIC236D		2N6343A	2-157
TIC39E	MCR100-7		2-242	TIC240B		2N5571	2-123
TIC39F	2N6237		2-151	TIC240D		2N5572	2-123
TIC39Y	2N6236		2-151	TIC240E		T4100M	2-123
TIC44	2N5060		2-105	TIC241B		T4120B	2-345
TIC45	2N5061		2-105	TIC241D		T4120D	2-345
TIC46	2N5062		2-105	TIC241E		T4120M	2-345
TIC47	2N5064		2-105	TIC242B		2N5573	2-123
TIC60	2N5060		2-105	TIC242D		2N5574	2-123
TIC61	2N5061		2-105	TIC242E		T4110M	2-123
TIC62	2N5062		2-105	TIC246B		MAC15-4	2-185
TIC63	2N5063		2-105	TIC246D		MAC15-6	2-185
TIC64	2N5064		2-105	TIC252B		T6411B	2-349
TIC116A		C122A1	2-177	TIC252D		T6411D	2-349
TIC116B		C122B1	2-177	TIC252E		T6411E	—
TIC116C		C122C1	2-177	TIC252M		T6411M	2-349
TIC116D		C122D1	2-177	TIC253B		MAC20-4	2-188
TIC116E		C122E1	2-177	TIC253D		MAC20-6	2-188
TIC116F		C122F1	2-177	TIC253E		MAC20-7	2-188
TIC116M		C122M1	2-177	TIC253M		MAC20-8	2-188
TIC126A		2N6395	2-161	TIC260B		T6401B	2-349
TIC126B		2N6396	2-161	TIC260D		T6401D	2-349
TIC126C		MCR220-5	2-161	TIC260E		T6401E	—
TIC126D		2N6397	2-161	TIC260M		T6401M	2-349
TIC126E		MCR220-7	2-161	TIC262D		T6411D	2-349
TIC126F		2N6394	2-161	TIC262E		T6411E	—
TIC126M		2N6398	2-161	TIC262M		T6411M	2-349
TIC205A		T2301PA	—	TIC263B		MAC25-4	2-188
TIC205B		T2301PB	—	TIC263D		MAC25-5	2-188
TIC205D		T2301PD	—	TIC263E		MAC25-7	2-188
TIC206A		2N6070A	2-131	TIC263M		MAC25-8	2-188
TIC206B		2N6071A	2-131	TIC270B		2N5441	2-115
TIC206D		2N6073A	2-131	TIC270D		2N5442	2-115
TIC215A		2N6070A	2-131	TIC270E		2N5443	2-115
TIC215B		2N6071A	2-131	TIC270M		2N5444	2-115
TIC215D		2N6073A	2-131	TIC272B		2N5444	2-115
TIC216A		MAC228A3	2-209	TIC272D		2N5445	2-115
TIC216B		MAC228A4	2-209	TIC272E		2N5446	2-115
TIC216D		MAC228A6	2-209	TIC272M		2N5446	2-115
TIC220B		2N5567	2-119	TL106-05		MCR106-2	2-246
TIC220D		2N5568	2-119	TL106-1		MCR106-3	2-246
TIC220E		T4101M	2-119	TL106-2		MCR106-4	2-246
TIC221B		T4121B	—	TL106-4		MCR106-6	2-246

2.1

# INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
TL106-6		MCR106-8	2-246	TY3004		MCR218-5	2-254
TL107-05		MCR106-2	2-246	TY3008		MCR218-5	2-254
TL107-1		MCR106-3	2-246	TY3010		MCR220-5	2-161
TL107-2		MCR106-4	2-246	TY4004		MCR218-6	2-254
TL107-4		MCR106-6	2-246	TY4008		MCR218-6	2-254
TL107-6		MCR106-8	2-246	TY4010		2N6397	2-161
TL1003		MCR218-3	—	TY5004		MCR218-7	2-254
TL1006		MCR218-3	—	TY5008		MCR218-7	2-254
TL2003		MCR218-4	2-254	TY5010		MCR220-7	2-161
TL2006		MCR218-4	2-254	TY6004		MCR218-8	2-254
TL4003		MCR218-6	2-254	TY6008		MCR218-8	2-254
TL4006		MCR218-6	2-254	TY6010		2N6398	2-161
TL6003		MCR218-8	2-254	TY8008		MCR218-10	2-254
TL6006		MCR218-8	2-254	TY8010		2N6398	2-161
TL8003		MCR218-10	2-254	TYAL-118B		MAC222-4	2-200
TL8006		MCR218-10	2-254	TYAL-118M		T2802B	2-341
TLC111A		T2322A	2-337	TYAL-228B		MAC222-6	2-200
TLC111B		T2322B	2-337	TYAL-228C		T2800B	2-341
TLC113A		T2322A	2-337	TYAL-228M		T2802D	2-341
TLC113B		T2322B	2-337	TYAL-388B		MAC222-9	2-200
TLC221A		T2322B	2-337	TYAL1110B		SC146B	2-331
TLC221B		T2322D	2-337	TYAL1110M		SC146B	2-331
TLC223A		T2322B	2-337	TYAL1115B		MAC15A4	2-185
TLC223B		T2322B	2-337	TYAL1115M		MAC15-4	2-185
TLS106-05		MCR106-2	2-246	TYAL2210B		SC146D	2-331
TLS106-1		MCR106-3	2-246	TYAL2210M		SC146D	2-331
TLS106-2		MCR106-4	2-246	TYAL2215B		MAC15A6	2-185
TLS106-4		MCR106-6	2-246	TYAL2215M		MAC15-6	2-185
TLS106-6		MCR106-8	2-246	TYAL3810B		SC146S	—
TLS107-05		MCR106-2	2-246	TYAL3810M		SC146S	—
TLS107-1		MCR106-3	2-246	TYAL3815B		MAC15A9	—
TLS107-2		MCR106-4	2-246	TYAL3815M		MAC15-9	—
TLS107-4		MCR106-6	2-246				
TLS107-6		MCR106-8	2-246				
TM507		2N4168	2-79				
TM1007		2N4169	2-79				
TM2007		2N4170	2-79				
TM3007		2N4171	2-79				
TM4007		2N4172	2-79				
TM5007		2N4173	2-79				
TM6007		2N4174	2-79				
TRAL1125D		SC260B	2-335				
TRAL1135D		T6420B	2-347				
TRAL2225D		SC260D	2-335				
TRAL2235D		T6420B	2-347				
TRAL3835D		T6420S	—				
TS135		2N3896	2-73				
TS235		2N3897	2-73				
TS435		2N3898	2-73				
TS635		2N3899	2-73				
TS835		MCR3935-10	2-286				
TY504		MCR218-2	—				
TY508		MCR218-2	—				
TY510		2N6394	2-161				
TY1004		MCR218-3	—				
TY1008		MCR218-3	—				
TY1010		2N6395	2-161				
TY2004		MCR218-4	2-254				
TY2008		MCR218-4	2-254				
TY2010		2N6396	2-161				

# Thyristors

## Selector Guide

2.2

While all thyristors are, essentially, electronic switches, representing a very high resistance in the off condition and a very low resistance in the "breakover" (on) condition, their applications for the various types are significantly different.

SCRs, for example, will conduct current only in one direction, making them suitable for pulse power control.

TRIACs, in essence, represent inverse parallel connected SCRs and thus can conduct in both directions for the control of ac loads.

Correspondingly, UJT and PUT Triggers are unidirectional and are normally associated with SCRs, whereas the bidirectional DIACs and SBSs are compatible with TRIACs. The static characteristics curves associated with these components are depicted on page 2-ii together with callouts and definitions related to the most significant parameters associated with each of these components. The range of electrical capabilities of components within each specific group is presented in the corresponding selector guide on the following pages.


### Contents

	Page
General Purpose SCRs .....	2-29
TMOS SCRs .....	2-32
Radar Modulators .....	2-37
General Purpose Triacs .....	2-38
Chipscretes .....	2-46
Trigger Devices .....	2-47
Diacs .....	2-48
Sidacs .....	2-48


# Thyristors

## Characteristic Curves


### SCR




### UJT




### PUT




### TRIAC




### DIAC



### SBS



### SIDAC








# Thyristors — SCRs

## Metal/Plastic Packages

0.5 to 55 Amperes RMS

25–800 Volts

On-State (RMS) Current							NOTE: Industry Standards, with a variety of Custom Specifications and Leadforms available
0.5 AMP	0.8 AMP	1.5 AMPS	1.6 AMPS				
T <sub>C</sub> = 65°C	T <sub>C</sub> = 58°C	T <sub>C</sub> = 50°C	T <sub>C</sub> = 80°C	T <sub>C</sub> = 85°C			
							
Sensitive Gate			Sensitive Gate				
Case 22-03 TO-206AA (TO-18) Style 6	Case 29-02 TO-226AA (TO-92) Style 10		Case 79-02 TO-205AD (TO-39) Style 3				
MCR202	MCR102 2N5060			2N2322	2N4212	25 V	V <sub>DRM</sub>
MCR203	MCR103 2N5061	MCR22-2	2N1595	2N2323	2N4213	50 V	
MCR204	MCR100-3 2N5062	MCR22-3	2N1596	2N2324	2N4214	100 V	
MCR206	MCR100-4 2N5064	MCR22-4	2N1597	2N2326	2N4216	200 V	
	MCR100-5	MCR22-5	2N1598	2N2328	2N4218	300 V	
	MCR100-6	MCR22-6	2N1599	2N2329	2N4219	400 V	
	MCR100-7	MCR22-7				500 V	
	MCR100-8	MCR22-8				600 V	
						700 V	V <sub>RRM</sub>
						800 V	
6.0	10	150 <sup>(1)</sup>	15	15	15	I <sub>TSM</sub> (Amps) 60 Hz	MAXIMUM ELECTRICAL CHARACTERISTICS
0.2	0.2	0.2	10	0.2	0.1	I <sub>GT</sub> (mA)	
0.8	0.8	0.8	3.0	0.8	0.8	V <sub>GT</sub> (V)	
-65 to +125	-65 to +110	-40 to +125	-65 to +125			T <sub>J</sub> Operating Range (°C)	

**NOTE:**  
Industry Standards, with a  
variety of Custom  
Specifications and  
Leadforms available

2.2






MAXIMUM  
ELECTRICAL CHARACTERISTICS

(1) Exponential decay for 1.0 μs, 10 Hz pulse width (CD ignition)



SCRs (continued)









2.2

On-State (RMS) Current									
1.6 AMPS		4.0 AMPS			8.0 AMPS			8.0 AMPS	
T <sub>C</sub> = 65°C		T <sub>C</sub> = 93°C	T <sub>C</sub> = 30°C		T <sub>C</sub> = 73°C	T <sub>C</sub> = 75°C		T <sub>C</sub> = 83°C	T <sub>C</sub> = 95°C
									
Sensitive Gate					Sensitive Gate				
Case 79-02 TO-205AD (TO-36) Style 3		Case 77-04 TO-128 Style 2			Case 90-05 TO-225AB Style 1	Case 221A-02 TO-220AB Style 3		Case 221A-02 TO-220AB Style 3	
V <sub>DRM</sub>	25 V	MCR1906-1	MCR106-1 2N6236	C106Y*	MCR3000-1			MCR72-1	
	50 V	MCR1906-2	MCR106-2 2N6237	C106F*	2N4441 MCR3000-2	MCR218-2	C122F1 S2800F	MCR72-2	
	100 V	MCR1906-3	MCR106-3 2N6238	C106A*	MCR3000-3	MCR218-3	C122A1 S2800A	MCR72-3	
	200 V	MCR1906-4	MCR106-4 2N6239	C106B*	2N4442 MCR3000-4	MCR218-4	C122B1 S2800B	MCR72-4	MCR2080-4,A4
	300 V	MCR1906-5	MCR106-5	C106C*	MCR3000-5	MCR218-5	C122C1 S2800C	MCR72-5	MCR2080-5,A5
	400 V	MCR1906-6	MCR106-6 2N6240	C106D*	2N4443 MCR3000-6	MCR218-6	C122D1 S2800D	MCR72-6	MCR2080-6,A6
	500 V	MCR1906-7	MCR106-7	C106E*	MCR3000-7	MCR218-7	C122E1 S2800E	MCR72-7	MCR2080-7,A7
	600 V	MCR1906-8	MCR106-8 2N6241	C106M*	2N4444 MCR3000-8	MCR218-8*	C122M1 S2800M	MCR72-8	MCR2080-8,A8
	700 V				MCR3000-9	MCR218-9	C122S1 S2800S		MCR2080-9,A9
V <sub>RRM</sub>	800 V				MCR3000-10	MCR218-10	C122N1 S2800N		MCR2080-10,A10
MAXIMUM ELECTRICAL CHARACTERISTICS	I <sub>TSM</sub> (Amps) 60 Hz	15	25	20 150(1)	80	80	C122/S2800 90/100	100	90
	I <sub>GT</sub> (mA)	1.0	0.2	0.2	30	15	C122/S2800 25/25	0.2	50
	V <sub>GT</sub> (V)	1.0	1.0	0.8	1.5	1.5	1.5	1.5	2.5
	T <sub>J</sub> Operating Range (°C)	-65 to +110	-40 to +110		-40 to +100	-40 to +125	-40 to +100		-40 to +125

(1) Exponential decay for 1.0  $\mu\text{s}$ , 10 Hz pulse width (CD ignition)  
Lead forms available (see page 28)

# SCRs (continued)








2.2

On-State (RMS) Current									
8.0 AMPS		12 AMPS			12.5 AMPS		15 AMPS		
$T_C = 83^{\circ}\text{C}$		$T_C = 90^{\circ}\text{C}$	$T_C = 85^{\circ}\text{C}$			$T_C = 80^{\circ}\text{C}$	$T_C = 80^{\circ}\text{C}$		
									
Case 85-01 Style 1	Case 87L-02 Style 1	Case 221A-02 TO-220AB Style 3	Case 86-01 Style 1	Case 221A-02 TO-220AB Style 3	Case 342-01 Style 1	Case 54-05 Style 2	Case 221A-02 TO-220AB Style 3		
2N4167	2N4183		MCR67-1	MCR68-1	MCR568-1				
2N4168	2N4184	2N6394	MCR67-2	MCR68-2	MCR568-2				
2N4169	2N4185	2N6395	MCR67-3	MCR68-3	MCR568-3	2N3668			
2N4170	2N4186	2N6396				2N3669	MCR2150-4,A4		
2N4171	2N4187	MCR220-5					MCR2150-5,A5		
2N4172	2N4188	2N6397	MCR67-6	MCR68-6	MCR568-6	2N3670	MCR2150-6,A6		
2N4173	2N4189	MCR220-7				2N4103	MCR2150-7,A7		
2N4174	2N4190	2N6398					MCR2150-8,A8		
		MCR220-9					MCR2150-9,A9		
		2N6399					MCR2150-10,A10		
100			300(1)			200			
30			40			50			
1.5			2.0			2.5			
-40 to +100		-40 to +125		-40 to +100		-40 to +125			
MAXIMUM ELECTRICAL CHARACTERISTICS								$V_{DRM}$	25 V
								$V_{RRM}$	50 V
									100 V
									200 V
MAXIMUM ELECTRICAL CHARACTERISTICS									300 V
									400 V
									500 V
									600 V
MAXIMUM ELECTRICAL CHARACTERISTICS									700 V
									800 V
MAXIMUM ELECTRICAL CHARACTERISTICS								$I_{TSM}$ (Amps) 60 Hz	
								$I_{GT}$ (mA)	
								$V_{GT}$ (V)	
								$T_J$ Operating Range ( $^{\circ}\text{C}$ )	

(1) Peak capacitor discharge current for  $t_w = 1.0 \mu\text{s}$ .  $I_w$  is defined as five time constants of an exponentially decaying current pulse (crowbar applications)






SCRs (continued)

2.2

		On-State (RMS) Current						
		16 AMPS		20 AMPS				
		T <sub>C</sub> = 35°C	T <sub>C</sub> = 90°C	T <sub>C</sub> = 65°C			T <sub>C</sub> = 85°C	T <sub>C</sub> = 65°C
								
		Case 263-04 Style 1	Case 221A-02 TO-220AB Style 3	Case 310-02 Style 1	Case 263-04 Style 1	Case 311-02 Style 1	Case 54-06 Style 2	Case 174-04 TO-203AA Style 1
V <sub>DRM</sub>	25 V	2N1842 2N1842A					MCR649AP1	MCR3818-1
	50 V	2N1843 2N1843A	2N6400	2N5164	2N5168		MCR649AP2	MCR3818-2
	100 V	2N1844 2N1844A	2N6401	S6200A	S6210A	2N6167 S6220A	MCR649AP3	MCR3818-3
	200 V	2N1846 2N1846A	2N6402	2N5165 S6200B	2N5169 S6210B	2N6168 S6220B	MCR649AP4	MCR3818-4
	300 V	2N1848 2N1848A	MCR221-5				MCR649AP5	MCR3818-5
	400 V	2N1849 2N1849A	2N6403	2N5166 S6200D	2N5170 S6210D	2N6169 S6220D	MCR649AP6	MCR3818-6
	500 V	2N1850 2N1850A	MCR221-7				MCR649AP7	MCR3818-7
	600 V		2N6404	2N5167 S6200M	2N5171 S6210M	2N6170 S6220M	MCR649AP8	MCR3818-8
	700 V		MCR221-9				MCR649AP9	MCR3818-9
	800 V		2N6405				MCR649AP10	MCR3818-10
MAXIMUM ELECTRICAL CHARACTERISTICS	I <sub>TSM</sub> (Amps) 60 Hz	125	160	240			260	240
	I <sub>GT</sub> (mA)	80	30	40			40	40
	V <sub>GT</sub> (V)	2.0	1.5	1.5			3.5	1.5
	T <sub>J</sub> Operating Range (°C)	-40 to +100	-40 to +125	-40 to +100			-65 to +125	-40 to +100

SCRs (continued)




2.2

On-State (RMS) Current									
20 AMPS		25 AMPS							
T <sub>C</sub> = 67°C		T <sub>C</sub> = 85°C						T <sub>C</sub> = 65°C	
									
Case 175-03 Style 1	Case 221A-02 TO-220AB Style 3		Case 342-01 Style 1		Case 61-03 TO-41 Style 1		Case 263-04 Style 1		
MCR3918-1		MCR69-1		MCR569-1	2N2573	2N681	25 V		
MCR3918-2	2N6504	MCR69-2		MCR569-2	2N2574	2N682	50 V		
MCR3918-3	2N6505	MCR69-3		MCR569-3	2N2575	2N683	100 V		
MCR3918-4	2N6506		MCR525-4		2N2576	2N685	200 V		
MCR3918-5	MCR225-5		MCR525-5		2N2577	2N687	300 V		
MCR3918-6	2N6507	MCR69-6	MCR525-6	MCR569-6	2N2578	2N688	400 V		
MCR3918-7	MCR225-7		MCR525-7		2N2579	2N689	500 V		
MCR3918-8	2N6508		MCR525-8		MCR649A8	2N690	600 V		
MCR3918-9	MCR225-9		MCR525-9		MCR649A9	2N691	700 V		
MCR3918-10	2N6509		MCR525-10		MCR649A10	2N692	800 V		
	MCR225-12						1000 V		
240	300	750 <sup>(1)</sup>	300	750 <sup>(1)</sup>	260	150	I <sub>TSM</sub> (Amps) 60 Hz		
40	40	30	40	30	40	40	I <sub>GT</sub> (mA)		
1.5					3.5	2.0	V <sub>GT</sub> (V)		
-40 to +100	-40 to +125			-65 to +125		T <sub>J</sub> Operating Range (°C)		MAXIMUM ELECTRICAL CHARACTERISTICS	

(1) Peak capacitor discharge current for  $t_W = 1.0 \mu s$ .  $t_W$  is defined as five time constants of an exponentially decaying current pulse (crowbar applications)





# SCRs (continued)

2.2

On-State (RMS) Current								
25 AMPS								
T <sub>C</sub> = 60°C			T <sub>C</sub> = 65°C		T <sub>C</sub> = 70°C		T <sub>C</sub> = 65°C	
			 Isolated					
V <sub>DRM</sub>  V <sub>RRM</sub>	25V							MCR3835-1
	50V	C230F	C231F	C230F3	C231F3	C232F	C233F	MCR3835-2
	100 V	C230A	C231A	C230A3	C231A3	C232A	C233A	2N3870
	200 V	C230B	C231B	C230B3	C231B3	C232B	C233B	2N3871
	300 V	C230C	C231C	C230C3	C231C3	C232C	C233C	MCR3835-5
	400 V	C230D	C231D	C230D3	C231D3	C232D	C233D	2N3872
	500 V	C230E	C231E	C230E3	C231E3	C232E	C233E	MCR3835-7
	600 V	C230M	C231M	C230M3	C231M3	C232M	C233M	2N3873 MCR3835-8
	700 V							MCR3835-9
	800 V							MCR3835-10
MAXIMUM ELECTRICAL CHARACTERISTICS	ITSM (Amps) 60 Hz	250						350
	IGT (mA)	25.0	9.0	25.0	9.0	25	9.0	40
	VGT (V)	1.5						1.6
	T <sub>J</sub> Operating Range (°C)	-40 to +100						

(1) Peak capacitor discharge current for  $t_w = 1.0 \mu s$ .  $t_w$  is defined as five time constants of an exponentially decaying current pulse (crowbar applications)

SCRs (continued)

On-State (RMS) Current							
35 AMPS							
T <sub>C</sub> = 65°C		T <sub>C</sub> = 40°C		T <sub>C</sub> = 65°C			
							
Case 176-03 Style 1		Case 310-02 Style 1		Case 263-04 Style 1		Case 311-02 Style 1	
MCR3935-1	MCR70-1						25 V
MCR3935-2	MCR70-2	C229F	C35F	C228F		C228F3	50 V
2N3896	MCR70-3	C229A	C35A	C228A	2N6171	C228A3	100 V
2N3897		C229B	C35B	C228B	2N6172	C228B3	200 V
MCR3935-5		C229C	C35C	C228C		C228C3	300 V
2N3898	MCR70-6	C229D	C35D	C228D	2N6173	C228D3	400 V
MCR3935-7		C229E	C35E	C228E		C228E3	500 V
2N3899 MCR3935-8		C229M	C35M	C228M	2N6174	C228M3	600 V
MCR3935-9			C35S				700 V
MCR3935-10			C35N				800 V
350	850 <sup>(1)</sup>	300	225	300	350	300	t <sub>TSM</sub> (Amps) 60 Hz
40	30	40					I <sub>GT</sub> (mA)
1.6	1.5	2.5	3.0	2.5	1.6	2.5	V <sub>GT</sub> (V)
-40 to +100	-40 to +125	-65 to +125	-40 to +125				T <sub>J</sub> Operating Range (°C)







(1) Peak capacitor discharge current for  $t_w = 1.0 \mu s$ .  $t_w$  is defined as five time constants of an exponentially decaying current pulse (crowbar applications).

2.2



SCRs (continued)



2.2

On-State (RMS) Current						
40 AMPS		55 AMPS				
$T_C = 80^\circ\text{C}$		$T_C = 75^\circ\text{C}$		$T_C = 70^\circ\text{C}$	$T_C = 85^\circ\text{C}$	$T_C = 70^\circ\text{C}$
						
				Isolated		
V <sub>DRM</sub>	25 V		MCR63-1	MCR64-1	MCR65-1	MCR71-1
	50 V	MCR264-2	MCR63-2	MCR64-2	MCR65-2	MCR71-2
	100 V	MCR264-3	MCR63-3	MCR64-3	MCR65-3	MCR71-3
	200 V	MCR264-4	MCR63-4	MCR64-4	MCR65-4	
	300 V	MCR264-5	MCR63-5	MCR64-5	MCR65-5	
	400 V	MCR264-6	MCR63-6	MCR64-6	MCR65-6	MCR71-6
V <sub>RRM</sub>	500 V	MCR264-7	MCR63-7	MCR64-7	MCR65-7	
	600 V	MCR264-8	MCR63-8	MCR64-8	MCR65-8	
	700 V	MCR264-9	MCR63-9	MCR64-9	MCR65-9	
	800 V	MCR264-10	MCR63-10	MCR64-10	MCR65-10	
MAXIMUM ELECTRICAL CHARACTERISTICS	1000 V	MCR264-12				
	I <sub>TSM</sub> (Amps) 60 Hz	400		550		1700 <sup>(1)</sup>
	I <sub>GT</sub> (mA)	50		40		30
	V <sub>GT</sub> (V)	1.5		3.0		1.5
	T <sub>J</sub> Operating Range (°C)			-40 to +125		

(1) Peak capacitor discharge current for  $t_w = 1.0 \mu\text{s}$ .  $t_w$  is defined as five time constants of an exponentially decaying current pulse (crowbar applications)


SCRs (continued)

Radar Modulators

On-State (RMS) Current				
100 AMPS		1000 AMPS		
T <sub>C</sub> = 85°C		T <sub>C</sub> = 65°C		
				
Case 63-03 TO-64 Style 1	Case 263-04 Style 1			
			25 V	V <sub>DRM</sub>
			50 V	
			100 V	
			200 V	
2N4199 2N4199JAN	MCR729-5	MCR1718-5	300 V	V <sub>RRM</sub>
2N4200 2N4200JAN	MCR729-6	MCR1718-6	400 V	
2N4201 2N4201JAN	MCR729-7	MCR1718-7	500 V	
2N4202 2N4202JAN	MCR729-8	MCR1718-8	600 V	
2N4203 2N4203JAN	MCR729-9		700 V	
2N4204 2N4204JAN	MCR729-10		800 V	
100*	100*	1000*	I <sub>TSM</sub> (Amps) 60 Hz	MAXIMUM ELECTRICAL CHARACTERISTICS
50	50	50	I <sub>GT</sub> (mA)	
1.5	1.5	1.5	V <sub>GT</sub> (V)	
-65 to +105	-65 to +125	T <sub>J</sub> Operating Range (°C)		

\*Indicates pulse rating P<sub>w</sub> = 3.0 μs duty cycle = 0.6%

TMOS SCR — MCR1000



2.2

Two Transistor Equivalent to TMOS SCR

Power FET technology is now extended to include a two-transistor equivalent to latching silicon controlled rectifiers (SCRs). This first-generation TMOS SCR has very fast switching times, high line transient voltage rejection (DV/DT) and asymmetrical blocking.

Possible applications are laser drivers, printers, switching power supplies and inverters, and direct-drive-from-logic robotics. For more details, see Motorola Engineering Bulletin 103.

ON-STATE (RMS) CURRENT				
15 AMPS				
50 V	200 V	400 V	600 V	
MCR1000-2	MCR1000-4	MCR1000-6	MCR1000-8	
90	90	90	90	I <sub>TSM</sub> (Amps)
(see) EB103	(see) EB103	(see) EB103	(see) EB103	I <sub>GT</sub> (mA)
2.5 V	2.5 V	2.5 V	2.5 V	V <sub>GT</sub> (V)
40	40	40	40	I <sub>H</sub> (mA)
				MAXIMUM ELECTRICAL CHARACTERISTICS




## Thyristors — TRIACs

### Metal/Plastic Packages

0.6 to 40 Amperes  
25 to 800 Volts




2.2

**NOTE:**  
Industry Standards, with a  
variety of Custom  
Specifications and  
Leadforms available.

Variety of Custom Specifications and Leadforms available.		On-State (RMS) Current						
		0.6 AMPS				2.5 AMPS		
		$T_C = 50^{\circ}\text{C}$				$T_C = 70^{\circ}\text{C}$		
								
		Sensitive Gate						
		Note: Center Gate Pin Out Allows TO-9 Leadform						
$V_{DRM}$		Case 23-02 TO-22AAA (TO-92) Style 12			Case 77-04 Style 5		Case 77-04 Style 7	
		50 V	MAC97-2	MAC97A2	MAC97B2	T2322F	T2323F	T2302PF
		100 V	MAC97-3	MAC97A3	MAC97B3	T2322A	T2323A	T2302PA
		200 V	MAC97-4	MAC97A4	MAC97B4	T2322B	T2323B	T2302PB
		300 V	MAC97-5	MAC97A5	MAC97B5	T2322C	T2323C	T2302PC
		400 V	MAC97-6	MAC97A6	MAC97B6	T2322D	T2323D	T2302PD
		500 V	MAC97-7	MAC97A7	MAC97B7	T2322E	T2323E	T2302PE
		600 V	MAC97-8	MAC97A8	MAC97B8	T2322M	T2323M	T2302PM
		700 V						
		800 V						
MAXIMUM ELECTRICAL CHARACTERISTICS	$I_{TSM}$ (Amps)	8.0	8.0	8.0	25	25	25	
	$I_{GT}$ @ $25^{\circ}\text{C}$ (mA)							
	MT2 (+) G (+)	10	5.0	3.0	10	25	10	
	MT2 (+) G (-)	10	5.0	3.0	10	40	10	
	MT2 (-) G (-)	10	5.0	3.0	10	25	10	
	MT2 (-) G (+)	10	7.0	5.0	10	40	10	
	$V_{GT}$ @ $25^{\circ}\text{C}$ (V)							
	MT2 (+) G (+)	2.0	2.0	2.0	2.2	2.2	2.2	
	MT2 (+) G (-)	2.0	2.0	2.0	2.2	2.2	2.2	
	MT2 (-) G (-)	2.0	2.0	2.0	2.2	2.2	2.2	
	MT2 (-) G (+)	2.5	2.5	2.5	2.2	2.2	2.2	
$T_J$ Operating Range ( $^{\circ}\text{C}$ )	-40 to +110					-40 to +100		

TRIACs (continued)


2.2

On-State (RMS) Current									
3.0 AMPS		4.0 AMPS			6.0 AMPS				
T <sub>C</sub> = 65°C		T <sub>C</sub> = 85°C			T <sub>C</sub> = 80°C				
									
Case 77-04 Style 7		Case 77-04 Style 5			Case 221A-02 TO-220AB Style 4			V <sub>DRM</sub>	
	2N6069	2N6069A	2N6069B				50 V		
SC136A	2N6070	2N6070A	2N6070B	T2500A	T2801A	SC141A	100 V		
SC136B	2N6071	2N6071A	2N6071B	T2500B	T2801B	SC141B	200 V		
SC136C	2N6072	2N6072A	2N6072B	T2500C	T2801C	SC141C	300 V		
SC136D	2N6073	2N6073A	2N6073B	T2500D	T2801D	SC141D	400 V		
SC136E	2N6074	2N6074A	2N6074B	T2500E	T2801E	SC141E	500 V		
SC136M	2N6075	2N6075A	2N6075B	T2500M	T2801M	SC141M	600 V		
				T2500S	T2801S	SC141S	700 V		
				T2500N	T2801N	SC141N	800 V		
30	30	30	30	60	80	80	I <sub>TSM</sub> (Amps)		MAXIMUM ELECTRICAL CHARACTERISTICS
25	30	5.0	3.0	25	80	50	I <sub>GT</sub> @ 25°C (mA)		
25	—	5.0	3.0	60	80	50	MT2(+)/G(+)		
25	30	5.0	3.0	25	80	50	MT2(+)/G(-)		
—	—	10	5.0	60	80	—	MT2(-)/G(-)		
							MT2(-)/G(+)		
2.0	@ -40°C	@ -40°C	@ -40°C				V <sub>GT</sub> @ 25°C (V)		
2.0	2.5	2.5	2.5	2.5	4.0	2.5	MT2(+)/G(+)		
2.0	—	2.5	2.5	2.5	4.0	2.5	MT2(+)/G(-)		
2.0	2.5	2.5	2.5	2.5	4.0	2.5	MT2(-)/G(-)		
—	—	2.5	2.5	2.5	4.0	—	MT2(-)/G(+)		
-40 to +110							T <sub>J</sub> Operating Range (°C)		

# TRIACs (continued)

2.2

On-State (RMS) Current		
8.0 AMPS		10 AMPS
$T_C = 80^{\circ}\text{C}$		$T_C = 70^{\circ}\text{C}$
$T_C = 80^{\circ}\text{C}$		







Sensitive Gate

V <sub>DRM</sub>		Case 221A-02 TO-220AB Style 4							
		50 V			T2800F	T2802F	MAC228-2 MAC228A2		SC146F
		100 V			T2800A	T2802A	MAC228-3 MAC228A3		SC146A
		200 V	MAC218-4 MAC218A4	2N6342 2N6346	T2800B	T2802B	MAC228-4 MAC228A4	MAC210-4 MAC210A4	SC146B
		300 V	MAC218-5 MAC218A5		T2800C	T2802C	MAC228-5 MAC228A5	MAC210-5 MAC210A5	SC146C
		400 V	MAC218-6 MAC218A6	2N6343 2N6347	T2800D	T2802D	MAC228-6 MAC228A6	MAC210-6 MAC210A6	SC146D
		500 V	MAC218-7 MAC218A7		T2800E	T2802E	MAC228-7 MAC228A7	MAC210-7 MAC210A7	SC146E
		600 V	MAC218-8 MAC218A8	2N6344 2N6348	T2800M	T2802M	MAC228-8 MAC228A8	MAC210-8 MAC210A8	SC146M
		700 V	MAC218-9 MAC218A9				MAC228-9 MAC228A9	MAC210-9 MAC210A9	SC146S
		800 V	MAC218-10 MAC218A10	2N6345 2N6349			MAC228-10 MAC228A10	MAC210-10 MAC210A10	SC146N
MAXIMUM ELECTRICAL CHARACTERISTICS	I <sub>TSM</sub> (Amps)	100	100	100	100	80	100	120	
	I <sub>GT</sub> @ 25°C (mA)								
	MT2(+) G(+)	50	50	25	50	5.0	50	50	
	MT2(+) G(-)	50	75#	60	—	5.0	50	50	
	MT2(-) G(-)	50	50	25	50	5.0	50	50	
	MT2(-) G(+)	60#	75#	60	—	10#	80*	—	
	V <sub>GT</sub> @ 25°C (V)								
	MT2(+) G(+)	2.0	2.0	2.5	2.5	2.2	2.5	2.5	
	MT2(+) G(-)	2.0	2.5#	2.5	—	2.2	2.5	2.5	
	MT2(-) G(-)	2.0	2.5	2.5	2.5	2.2	2.5	2.5	
	MT2(-) G(+)	3.5#	2.5#	2.5	—	2.5#	3.5*	—	
	T <sub>J</sub> Operating Range (°C)	-40 to +125			-40 to +100		-40 to +110	-40 to +125	-40 to +100

# Denotes 2N6346-49, MAC218A and MAC228A series only.  
\* MAC210A series only.

TRIACs (continued)






2.2

On-State (RMS) Current								
10 AMPS				12 AMPS				
T <sub>C</sub> = 85°C	T <sub>C</sub> = 78°C	T <sub>C</sub> = 85°C	T <sub>C</sub> = 78°C	T <sub>C</sub> = 85°C	T <sub>C</sub> = 80°C			
								
Case 174-04 TO-202AA Style 3		Case 175-03 Style 3		Case 236-03 Style 2	Case 221A-02 TO-220AB Style 4			
T4101F	SC246F	T4111F	SC245F	T4121F			50 V	V <sub>DRM</sub>
T4101A	SC246A	T4111A	SC245A	T4121A			100 V	
2N5567	SC246B	2N5569	SC245B	T4121B	2N6342A	2N6346A	200 V	
T4101C	SC246C	T4111C	SC245C	T4121C			300 V	
2N5568	SC246D	2N5570	SC245D	T4121D	2N6343A	2N6347A	400 V	
T4101E	SC246E	T4111E	SC245E	T4121E			500 V	
T4101M	SC246M	T4111M	SC245M	T4121M	2N6344A	2N6348A	600 V	
	SC246S		SC245S	T4121S			700 V	
	SC246N		SC245N	T4121N	2N6345A	2N6349A	800 V	
100	100	100	100	100	120	120	I <sub>TSM</sub> (Amps)	MAXIMUM ELECTRICAL CHARACTERISTICS
25	50	25	50	25	50	50	I <sub>GT</sub> @ 25°C (mA)	
40	50	40	50	40	—	75	MT2(+) G(+)	
25	50	25	50	25	50	50	MT2(+) G(-)	
40	—	40	—	40	—	75	MT2(-) G(-)	
							MT2(-) G(+)	
2.5	2.5	2.5	2.5	2.5	2.0	2.0	V <sub>GT</sub> @ 25°C (V)	
2.5	2.5	2.5	2.5	2.5	—	2.5	MT2(+) G(+)	
2.5	2.5	2.5	2.5	2.5	2.0	2.0	MT2(+) G(-)	
2.5	—	2.5	—	2.5	—	2.5	MT2(-) G(-)	
							MT2(-) G(+)	
-65 to +100	-40 to +100	-65 to +100	-40 to +100	-65 to +100	-40 to +125		T <sub>J</sub> Operating Range (°C)	



# TRIACs (continued)

2.2

On-State (RMS) Current						
15 AMPS						
T <sub>C</sub> = 85°C	T <sub>C</sub> = 80°C	T <sub>C</sub> = 85°C	T <sub>C</sub> = 80°C		T <sub>C</sub> = 75°C	T <sub>C</sub> = 90°C
						
Case 174-04 TO-203AA Style 3		Case 175-03 Style 3		Isolated  Case 311-02 Style 2	Isolated  Case 235-03 Style 2	Case 221A-02 TO-220AB Style 4
SC251F	T4100F	SC250F	T4110F		T4120F	
SC251A	T4100A	SC250A	T4110A		T4120A	
SC251B	2N5571	SC250B	2N5573	2N6145	T4120B	MAC15-4 MAC15A4
SC251C	T4100C	SC250C	T4110C		T4120C	MAC15-5 MAC15A5
SC251D	2N5572	SC250D	2N5574	2N6146	T4120D	MAC15-6 MAC15A6
SC251E	T4100E	SC250E	T4110E		T4120E	MAC15-7 MAC15A7
SC251M	T4100M	SC250M	T4110M	2N6147	T4120M	MAC15-8 MAC15A8
SC251S		SC250S			T4120S	MAC15-9 MAC15A9
SC251N		SC250N			T4120N	MAC15-10 MAC15A10
100	100	100	100	100	100	150
50	50	50	50	50	50	50
50	80	50	80	80	80	75†
50	50	50	50	50	50	50
—	80	—	80	80	80	75†
2.5	2.5	2.5	2.5	2.5	2.5	2.0
2.5	2.5	2.5	2.5	2.5	2.5	2.5†
2.5	2.5	2.5	2.5	2.5	2.5	2.0
—	2.5	—	2.5	2.5	2.5	2.5†
-40 to +116	-65 to +100	-40 to +116		-65 to +100		-40 to +125








†On A Series only.

## TRIACs (continued)

### TO-220 Overmold Capability

The following two tables show the first products using this solid plastic quick-disconnect/fast-on terminal package based on a preselected TO-220. Its mechanical strength is comparable to steel and aluminum TO-3 packages. Its dimensions and materials are in accordance with UL test requirements. The reliability


is also based on TO-220 testing history — very good. Products other than the SCR-TRIAC can be molded, i.e. transistors, darlington, voltage regulators, FETs and future products.

On-State (RMS) Current						
15 AMPS		25 AMPS				
T <sub>C</sub> = 100°C	T <sub>C</sub> = 95°C	T <sub>C</sub> = 90°C	T <sub>C</sub> = 80°C	T <sub>C</sub> = 75°C	T <sub>C</sub> = 80°C	
						
Hermetic and Isolated	TO-220 Overmold	Hermetic and Isolated		Isolated		
Case 326-01 Style 2	Case 342-01 Style 1	Case 326-01 Style 2	Case 263-04 Style 2	Case 311-01 Style 2	Case 310-02 Style 2	Case 221A-02 TO-220AB Style 4
			SC260F	SC260F3	SC261F	
			SC260A	SC260A3	SC261A	MAC223-3 MAC223A3
MAC20-4 MAC20A4	MAC515-4 MAC515A4	MAC25-4 MAC25A4	SC260B	SC260B3	SC261B	MAC223-4 MAC223A4
MAC20-5 MAC20A5	MAC515-5 MAC515A5	MAC25-5 MAC25A5	SC260C	SC260C3	SC261C	MAC223-5 MAC223A5
MAC20-6 MAC20A6	MAC515-6 MAC515A6	MAC25-6 MAC25A6	SC260D	SC260D3	SC261D	MAC223-6 MAC223A6
MAC20-7 MAC20A7	MAC515-7 MAC515A7	MAC25-7 MAC25A7	SC260E	SC260E3	SC261E	MAC223-7 MAC223A7
MAC20-8 MAC20A8	MAC515-8 MAC515A8	MAC25-8 MAC25A8	SC260M	SC260M3	SC261M	MAC223-8 MAC223A8
MAC20-9 MAC20A9	MAC515-9 MAC515A9	MAC25-9 MAC25A9				MAC223-9 MAC223A9
MAC20-10 MAC20A10	MAC515-10 MAC515A10	MAC25-10 MAC25A10				MAC223-10 MAC223A10
150	150	250	250	250	250	250
50	50	70	50	50	50	50
50	75	70	50	50	50	50
50	50	70	50	50	50	50
75†	75†	100†	—	—	—	75†
2.0	2.0	2.0	2.5	2.5	2.5	2.0
2.0	2.5	2.0	2.5	2.5	2.5	2.0
2.0	2.0	2.0	2.5	2.5	2.5	2.0
2.5†	2.5†	2.5†	—	—	—	2.5†
0 to +125	-40 to +125	-0 to +125		-40 to +115		-40 to +125

50 V	V <sub>DRM</sub>
100 V	
200 V	
300 V	
400 V	
500 V	
600 V	
700 V	
800 V	

I <sub>TSM</sub> (Amps)	MAXIMUM ELECTRICAL CHARACTERISTICS
I <sub>GT</sub> @ 25°C (mA)	
MT2(+)-G(+)	
MT2(+)-G(-)	
MT2(-)-G(-)	
MT2(-)-G(+)	
V <sub>GT</sub> @ 25°C (V)	
MT2(+)-G(+)	
MT2(+)-G(-)	
MT2(-)-G(-)	
MT2(-)-G(+)	

T <sub>J</sub> Operating Range (°C)
-------------------------------------






\*  Indicates that device types are UL recognized, file #E69369.

† On A Series only.

2.2






# TRIACs (continued)


2.2

ON-STATE (RMS) CURRENT								
25 AMPS		30 AMPS						
T <sub>C</sub> = 95°C		T <sub>C</sub> = 85°C	T <sub>C</sub> = 60°C	T <sub>C</sub> = 85°C	T <sub>C</sub> = 55°C	T <sub>C</sub> = 85°C	T <sub>C</sub> = 65°C	
 TO-220 Overmold		 		 Isolated		 	 	
Case 342-01 Style 1		Case 263-04 Style 2		Case 311-01 Style 2		Case 176-04 TO-203AA Style 3	Case 310-02 TO-203AB Style 2	
V <sub>DRM</sub>	50 V							
	100 V		T6411A		T6421A		T6401A	
	200 V	MAC525-4 MAC525A4	2N6160	T6411B	2N6163	T6421B	2N6157	T6401B
	300 V	MAC525-5 MAC525A5		T6411C		T6421C		T6401C
	400 V	MAC525-6 MAC525A6	2N6161	T6411D	2N6164	T6421D	2N6158	T6401D
	500 V	MAC525-7 MAC525A7		T6411E		T6421E		T6401E
	600 V	MAC525-8 MAC525A8	2N6162	T6411M	2N6165	T6421M	2N6159	T6401M
	700 V	MAC525-9 MAC525A9		T6411S		T6421S		T6401S
	800 V	MAC525-10 MAC525A10		T6411N		T6421N		T6401N
MAXIMUM ELECTRICAL CHARACTERISTICS	I <sub>TSM</sub> (Amps)	250	250	300	250	300	250	300
	I <sub>GT</sub> @ 25°C (mA)							
	MT2(+) G(+)	50	60	50	60	50	60	50
	MT2(+) G(-)	50	70	80	70	80	70	80
	MT2(-) G(-)	50	70	50	70	50	70	50
	MT2(-) G(+)	75†	100	80	100	80	100	80
	V <sub>GT</sub> @ 25°C (V)							
	MT2(+) G(+)	2.0	2.0	2.5	2.0	2.5	2.0	2.5
	MT2(+) G(-)	2.0	2.1	2.5	2.1	2.5	2.1	2.5
	MT2(-) G(-)	2.0	2.1	2.5	2.1	2.5	2.1	2.5
	MT2(-) G(+)	2.5†	2.5	2.5	2.5	2.5	2.5	2.5
T <sub>J</sub> Operating Range (°C)		-40 to +125	-65 to +125	-65 to +100	-40 to +100	-65 to +100	-65 to +125	-65 to +100

†On A Series only.

# TRIACs (continued)

ON-STATE (RMS) CURRENT									
40 AMPS									
T <sub>C</sub> = 70°C		T <sub>C</sub> = 65°C		T <sub>C</sub> = 60°C	T <sub>C</sub> = 70°C	T <sub>C</sub> = 75°C			
									
Case 310-02 TO-203AB Style 2		Case 263-04 Style 2		Case 311-02 Style 2	Case 326-01 Style 2	Case 221A-02 TO-220AB Style 4			
				Isolated	Hermetic and Isolated				
								50 V	V <sub>DRM</sub>
	T6400A		T6410A	T6420A				100 V	
2N5441	T6400B	2N5444	T6410B	T6420B	MAC50-4 MAC50A4	MAC224-4 MAC224A4		200 V	
	T6400C		T6410C	T6420C	MAC50-5 MAC50A5	MAC224-5 MAC224A5		300 V	
2N5442	T6400D	2N5445	T6410D	T6420D	MAC50-6 MAC50A6	MAC224-6 MAC224A6		400 V	
	T6400E		T6410E	T6420E	MAC50-7 MAC50A7	MAC224-7 MAC224A7		500 V	
2N5443	T6400M	2N5446	T6410M	T6420M	MAC50-8 MAC50A8	MAC224-8 MAC224A8		600 V	
	T6400S		T6410S	T6420S	MAC50-9 MAC50A9	MAC224-9 MAC224A9		700 V	
	T6400N		T6410N	T6420N	MAC50-10 MAC50A10	MAC224-10 MAC224A10		800 V	
300	300	300	300	300	300	350	I <sub>TSM</sub> (Amps)		ELECTRICAL CHARACTERISTICS MAXIMUM
70	50	70	50	50	70	50	I <sub>GT</sub> @ 25°C (mA)		
70	80	70	80	80	70	50	MT2(+)-IG(+)		
70	50	70	50	50	70	50	MT2(+)-IG(-)		
100	80	100	80	80	100†	75†	MT2(-)-IG(-)		
							MT2(-)-IG(+)		
2.0	2.5	2.0	2.5	2.5	2.0	2.0	V <sub>GT</sub> @ 25°C (V)		
2.0	2.5	2.0	2.5	2.5	2.0	2.0	MT2(+)-IG(+)		
2.0	2.5	2.0	2.5	2.5	2.0	2.0	MT2(+)-IG(-)		
2.5	2.5	2.5	2.5	2.5	2.5†	2.5†	MT2(-)-IG(-)		
							MT2(-)-IG(+)		
-65 to +110					0 to +125	-40 to +125	T <sub>J</sub> Operating Range (°C)		

\*  Indicates that device types are UL recognized, file #E69369.


† On A Series only.

2.2

## TRIACs (continued)

### Chipscretes

A chipscrete is a TO-220 with the tab clipped, leads bent and leadframe flag soldered to a ceramic insulator. With this approach, a tested, isolated die can be designed as a subassembly for relays, controls and power switching applications. The selector guide below shows the popular types only. Any TO-220 can become a chipscrete subassembly.



Case 335-01

Chipscrete SCRs					Chipscrete Triacs			
V <sub>DRM</sub> /V <sub>RRM</sub>	8 A	12 A	16 A	25 A	8 A	12 A	15 A	25 A
100	CS122A CS72-3†	CS6395	CS6401	CS6505	CT220-3 CT221-3‡	—	CT15-3 CT15A3‡	CT223-3 CT223A3‡
200	CS122B CS72-4†	CS6396	CS6402	CS6506	CT6342 CT6346‡	CT6342A CT6346A‡	CT15-4 CT15A4‡	CT223-4 CT223A4‡
300	CS122C CS72-5†	CS220-5	CS221-5	—	CT220-5 CT221-5‡	—	CT15-5 CT15A5‡	CT223-5 CT223A5‡
400	CS122D CS72-6†	CS6397	CS6403	CS6507	CT6343 CT6347‡	CT6343A CT6347A‡	CT15-6 CT15A6‡	CT223-6 CT223A6‡
500	CS122E CS72-7†	CS220-7	CS221-7	—	CT220-7 CT221-7‡	—	CT15-7 CT15A7‡	CT223-7 CT223A7‡
600	CS122M CS72-8†	CS6398	CS6404	CS6508	CT6344 CT6348‡	CT6344A CT6348A‡	CT15-8 CT15A8‡	CT223-8 CT223A8‡
700	CS122S —	CS220-9	CS221-9	—	CT220-9 CT221-9‡	—	CT15-9 CT15A9‡	CT223-9 CT223A9‡
800	CS122N —	CS6399	CS6405	CS6509	CT6345 CT6349‡	CT6345A CT6349A‡	CT15-10 CT15A10‡	CT223-10 CT223A10‡


†Sensitive Gate

‡4-mode triggering

Normal delivery — 8 weeks after receiving order. Minimum order size is 100 pieces.



## Thyristors — Trigger Devices




### Unijunction Transistors — UJT

Highly stable devices for general-purpose trigger applications and as pulse generators (oscillators) and timing circuits. Useful at frequencies ranging (generally) from 1.0 Hz to 1.0 MHz. Available in low-cost plastic package TO-226AA (TO-92) and in hermetically sealed metal package (Case 22A).



### Programmable Unijunction Transistors — PUT

Similar to UJTs, except that  $I_V$ ,  $I_P$  and intrinsic standoff voltage are programmable (adjustable) by means of external voltage divider. This stabilizes circuit performance for variations in device parameters. General operating frequency range is from 0.01 Hz to 10 kHz, making them suitable for long-duration timer circuits. Two-package availability provides cost option.



2.2

Device Type	$\eta$		$I_P$ $\mu A$ Max	$I_{EB20}$ $\mu A$ Max	$I_V$ mA Min
	Min	Max			

#### Plastic TO-92

MU10	0.50	0.85	5.0	1.0	1.0
2N4870	0.56	0.75	5.0	1.0	2.0
2N4871	0.70	0.85	5.0	1.0	4.0
MU2646	0.56	0.75	5.0	12	4.0
MU4891	0.55	0.82	5.0	0.01	2.0
MU4892	0.51	0.69	2.0	0.01	2.0
MU4893	0.55	0.82	2.0	0.01	2.0
MU4894	0.74	0.86	1.0	0.01	2.0

#### Metal TO-18

MU20	0.50	0.85	5.0	1.0	1.0
2N2646	0.56	0.75	5.0	12	4.0
2N2647	0.68	0.82	2.0	0.2	8.0
2N3980	0.68	0.82	2.0	0.01	1.0
2N4851	0.56	0.75	2.0	0.1	2.0
2N4852	0.70	0.85	2.0	0.1	4.0
2N4853	0.70	0.85	0.4	0.05	6.0
2N4948*	0.55	0.82	2.0	0.01	2.0
2N4949*	0.74	0.86	1.0	0.01	2.0
2N5431*	0.72	0.80	0.4	0.01	2.0

\*Also available as JAN and JANTX devices.

Device Type	$I_P$		$I_{GAO}$ @ 40 V nA Max	$I_V$	
	$R_G = 10 k\Omega$ $\mu A$ Max	$R_G = 1.0 M\Omega$ $\mu A$ Max		$R_G = 10 k\Omega$ $\mu A$ Min	$R_G = 1.0 M\Omega$ $\mu A$ Max

#### Plastic TO-92

2N6027	5.0	2.0	10	70	50
2N6028	1.0	0.15	10	25	25
MPU6027	5.0	2.0	10	70	50
MPU6028	1.0	0.15	10	25	25
MPU131	5.0	2.0	5.0	70	50
MPU132	2.0	0.3	5.0	50	50
MPU133	1.0	0.15	5.0	50	25


#### Metal TO-18

2N6116*	5.0	2.0	5.0	70	50
2N6117*	2.0	0.3	5.0	50	50
2N6118*	1.0	0.15	5.0	50	25

\*Also available as JAN and JANTX devices.



## TRIGGER DEVICES (continued)



2.2

### Bilateral Triggers — DIACs

Specifically designed as low-cost bidirectional triggers in line-operated Triac control circuits such as light dimmers, motor controls, and temperature controls.

Device Type	V <sub>S</sub> Volts	I <sub>S</sub> μA Max
<b>Plastic TO-92/TO-226AC</b>		
1N5758/MPT20	20 ± 4.0	100
1N5760/MPT28	28 ± 4.0	100
1N5761/MPT32	32 ± 4.0	100
1N5762	36 ± 4.0	100
1N5758A	20 ± 2.0	25
1N5761A	32 ± 2.0	25

### SIDACs

High voltage trigger devices similar in operation to a Triac. Upon reaching the breakover voltage in either direction, the device switches to a low-voltage on-state.


Device Type	I <sub>TSM</sub> Amps	V <sub>BO</sub> Volts	
		Min	Max

#### Case 267-01

MK1V115	20	104	115
MK1V125	20	110	125
MK1V135	20	120	135
MK1V240	20	220	250
MK1V260	20	240	270
MK1V270	20	250	280

#### Case 59-04

MKP9V120	4.0	110	125
MKP9V130	4.0	120	135
MKP9V240	4.0	220	250
MKP9V260	4.0	240	270
MKP9V270	4.0	250	280



### Silicon Bidirectional Switch (SBS)

Applications similar to DIAC, but has gate electrode that permits synchronization.

Device Type	V <sub>S</sub> Volts		I <sub>S</sub> μA Max	I <sub>H</sub> mA Max
	Min	Max		

#### Plastic TO-92/TO-226AA

MBS4991	6.0	10	500	1.5
MBS4992	7.5	9.0	120	0.5

### Optically Isolated Triac Driver

An infrared LED and a bidirectional photodetector in one 7500 V isolated plastic DIP allows safe, economical triggering of Triacs and SCRs from logic sources as low as 3 Volts, 15 mA.

Device Type	Isolation Voltage Volts Min	Typ LED Trigger Current I <sub>FT</sub> mA	Peak Blocking Voltage Volts
-------------	--------------------------------------	--	--------------------------------------

#### Plastic — DIP Case 730A-01

MOC3009	7500	30	250
MOC3010	7500	15	250
MOC3011	7500	10	250
MOC3020	7500	30	400
MOC3021	7500	15	400
MOC3030†	7500	30	250
MOC3031†	7500	15	250
MOC3040†	7500	30	400
MOC3041†	7500	15	400

\*Underwriters' Laboratories Recognition, File No. E54915.

†With zero crossing detector.

## TRIGGER DEVICES (continued)

### TRIACs

#### Compatible MOC3030/31 & 3040/41

For applications requiring zero crossover firing, the MAC3030 series triacs and MOC3030/31 couplers offer full-wave 110 Vac control, 7500 V isolation and load independence. For 220 Vac control, use MAC3040 series triacs and MOC3040/41 couplers.

Package	Device Type		RMS Current A Max
	250 V	400 V	
TO-126/Case 77-04	MAC3030-4	MAC3040-4	4.0
TO-220/Case 221A-02	MAC3030-8	MAC3040-8	8.0
	MAC3030-15	MAC3040-15	15
	MAC3030-25	MAC3040-25	25
Case 263-04	MAC3030-40	MAC3040-40	40
Case 311-02 (Isolated)	MAC3030-40I	MAC3040-40I	40

#### Compatible MOC3009/10/11 & 3020/21

For applications requiring 110 Vac control, the MAC3010 series triacs and MOC3009/10/11 couplers offer 7500 V isolation and load independence in either the hot or the ground line. For 220 Vac control, use MAC3020 series triacs and MOC3020/21 couplers.

TO-126/Case 77-04	MAC3010-4	MAC3020-4	4.0
TO-220/Case 221A-02	MAC3010-8	MAC3020-8	8.0
	MAC3010-15	MAC3020-15	15
	MAC3010-25	MAC3020-25	25
Case 263-04	MAC3010-40	MAC3020-40	40
Case 311-02 (Isolated)	MAC3010-40I	MAC3020-40I	40

**2.2**



# Thyristors

## Data Sheets

### 2.3

The following thyristor data sheets are arranged in alphanumeric sequence except in such instances where a particular data sheet may contain information applying to more than one SCR — e.g. 2N6504, 2N6506, 2N6508. To determine if a particular device type is covered by a data sheet in this section, please refer to the alphanumeric listing of the Index and Cross Reference on page 2-1.

# 1N5758,A thru 1N5761,A



**MOTOROLA**




## BIDIRECTIONAL DIODE THYRISTORS

... two-terminal 3-layer devices that exhibit bidirectional negative resistance switching characteristics. These economical, durable devices have been developed for use in thyristor triggering circuits for lamp drivers and universal motor speed controls.

- Switching Voltage Range – 20 to 36 Volts Nominal
- Symmetrical Characteristics
- Passivated Surface for Reliability and Uniformity

**2.3**

## DIACS




**\*MAXIMUM RATINGS** ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Pulse Current (30 $\mu\text{s}$ duration, 120 Hz repetition rate)	$I_{\text{pulse}}$	2.0	Amp
Power Dissipation @ $T_A = -40$ to $+25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	300 4.0	mW mW/ $^\circ\text{C}$
Operating Junction Temperature Range	$T_J$	-40 to +100	$^\circ\text{C}$
Storage Temperature Range	$T_{\text{stg}}$	-40 to +150	$^\circ\text{C}$

**\*ELECTRICAL CHARACTERISTICS** ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Switching Voltage (Both Directions)	$V_S$			Volts
	1N5758	16	24	
	1N5759	20	28	
	1N5760	24	32	
	1N5761	28	36	
	1N5758A	18	22	
	1N5759A	22	26	
	1N5761A	30	34	
Switching Current (Both Directions)	$I_S$	—	100	$\mu\text{A}$
( $T_A = -40$ to $+75^\circ\text{C}$ )	1N5758/5761 1N5758A/5761A	—	25	
Switching Voltage Change (Both Directions)	$\Delta V$	5.0	—	Volts
( $\Delta I = I_S$ to $I = 10$ mA)	1N5760, 61, A	7.0	—	
Leakage Current (Both Directions), (Applied Voltage = 14 Volts)	$I_B$	—	10	$\mu\text{A}$
Switching Voltage Symmetry	( $V_{S+}$ )-( $V_{S-}$ )	—	$\pm 4.0$ $\pm 2.0$	Volts
	1N5758 1N5758A	—		
Peak Pulse Amplitude (Figure 1) (Both Polarities)	1N5758,A,1N5759,A 1N5760, 61, A	3.0 5.0	—	Volts

\*Indicates JEDEC Registered Data.



STYLE 3:  
PIN 1, MAIN TERMINAL 1  
2, MAIN TERMINAL 2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.45	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.356	0.533	0.014	0.021
F	0.407	0.482	0.016	0.019
G	1.27 BSC	—	0.050 BSC	—
H	—	1.27	—	0.050
J	2.54 BSC	—	0.100 BSC	—
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.93	2.66	0.080	0.105
P	2.93	—	0.115	—
R	3.43	—	0.135	—

All JEDEC dimensions and notes apply

CASE 182-02  
TO-92

## TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 — PEAK PULSE AMPLITUDE TEST CIRCUIT





FIGURE 2 — VOLT-AMPERE CHARACTERISTICS



2.3

FIGURE 3 — BREAKOVER VOLTAGE BEHAVIOR




FIGURE 4 — NORMALIZED OUTPUT VOLTAGE BEHAVIOR




FIGURE 5 — SWITCHING TIMES





FIGURE 6 — CONTROL CIRCUIT





2N681  
thru  
2N692



MOTOROLA




# REVERSE BLOCKING TRIODE THYRISTORS

... designed primarily for half-wave ac control applications, such as motor controls, heating controls and power supplies; or where ever half-wave silicon gate-controlled, solid-state devices are needed.

- Glass Passivated Junctions and Center Gate Fire for Greater Parameter Uniformity and Stability
- Blocking Voltage to 800 Volts

## SILICON CONTROLLED RECTIFIER

25 AMPERES RMS  
25-800 VOLTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	26.67	30.23	1.050	1.190
F	3.43	4.06	0.135	0.160
H	2.29	REF	0.090	REF
J	10.67	11.56	0.420	0.455
K	15.75	17.02	0.620	0.670
L	7.62	8.89	0.300	0.350
Q	1.40	2.16	0.055	0.085
R	1.65	REF	0.065	REF
T	12.73	12.83	0.501	0.505

STYLE 1:  
PIN 1. CATHODE  
2. GATE  
3. ANODE

CASE 263-03

## MAXIMUM RATINGS ( $T_J = 125^{\circ}\text{C}$ unless otherwise noted.)

Rating	Symbol	Value	Unit
*Peak Repetitive Off-State Blocking Voltage (1)	$V_{RRM}$ or $V_{DRM}$	25 50 100 150 200 250 300 400 500 600 700 800	Volts
*Peak Non-Repetitive Reverse Voltage	$V_{RSM}$	35 75 150 225 300 350 400 500 600 720 840 960	Volts
*RMS On-State Current (All Conduction Angles)	$I_T(RMS)$	25	Amp
*Average On-State Current ( $T_C = 65^{\circ}\text{C}$ )	$I_T(AV)$	16	Amp
*Peak Non-Repetitive Surge Current (One cycle, 60 Hz, preceded and followed by rated current and voltage)	$I_{TSM}$	150	Amp
Circuit Fusing Considerations ( $T_J = -40$ to $+125^{\circ}\text{C}$ , $t = 1.0$ to $8.3$ ms)	$I^2t$	93	$\text{A}^2\text{s}$
*Peak Gate Power	$P_{GM}$	5.0	Watts
*Average Gate Power	$P_G(AV)$	0.5	Watt
*Peak Forward Gate Current	$I_{GM}$	2.0 1.2	Amp
*Peak Gate Voltage — Forward Reverse	$V_{FGM}$ $V_{RGM}$	10 5.0	Volts
*Operating Junction Temperature Range	$T_J$	$-65$ to $+125$	$^{\circ}\text{C}$
*Storage Temperature Range	$T_{stg}$	$-65$ to $+150$	$^{\circ}\text{C}$
Stud Torque	—	30	in. lb.

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.0	$^{\circ}\text{C/W}$

ELECTRICAL CHARACTERISTICS ( $T_J = 25^{\circ}\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
*Average Forward or Reverse Blocking Current (Rated $V_{DRM}$ or $V_{RRM}$ , gate open, $T_J = 125^{\circ}\text{C}$ )	$I_D(AV), I_R(AV)$	—	—	6.5 6.0 5.5 5.0 4.0 3.0 2.5 2.25 2.0	mA
Peak Forward or Reverse Blocking Current (Rated $V_{DRM}$ or $V_{RRM}$ , gate open, $T_J = 125^{\circ}\text{C}$ )	$I_{DRM}, I_{RRM}$	—	—	2.0	mA
*Peak On-State Voltage ( $I_{TM} = 50.3$ A peak, Pulse Width $< 1.0$ ms, Duty Cycle $< 2.0\%$ )	$V_{TM}$	—	—	2.0	Volts
Gate Trigger Current, Continuous dc ( $V_{AK} = 12$ Vdc, $R_L = 50 \Omega$ ) *( $V_{AK} = 12$ Vdc, $R_L = 50 \Omega$ , $T_C = -65^{\circ}\text{C}$ )	$I_{GT}$	—	—	40 80	mA
Gate Trigger Voltage, Continuous dc ( $V_{AK} = 12$ Vdc, $R_L = 50 \Omega$ ) *( $V_{AK} = 12$ Vdc, $R_L = 50 \Omega$ , $T_J = -65^{\circ}\text{C}$ )	$V_{GT}$	—	0.65	2.0 3.0	Volts
*Gate Non-Trigger Voltage (Rated $V_{DRM}$ , $R_L = 50 \Omega$ , $T_J = 125^{\circ}\text{C}$ )	$V_{GD}$	0.25	—	—	Volts
Holding Current ( $V_{AK} = 12$ Vdc, Gate Open)	$I_H$	—	7.3	50	mA
Critical Rate of Rise of Off-State Voltage (Rated $V_{DRM}$ , Exponential Waveform, $T_J = 125^{\circ}\text{C}$ , Gate Open)	$dv/dt$	—	30	—	V/ $\mu\text{s}$

\* Indicates JEDEC Registered Data.

FIGURE 1 — AVERAGE CURRENT DERATING




FIGURE 2 — MAXIMUM ON-STATE POWER DISSIPATION




FIGURE 3 — ON-STATE CHARACTERISTICS




FIGURE 4 — MAXIMUM NON-REPETITIVE SURGE CURRENT





FIGURE 5 — THERMAL RESPONSE



TYPICAL CHARACTERISTICS

FIGURE 6 – PULSE TRIGGER CURRENT




FIGURE 7 – GATE TRIGGER CURRENT




FIGURE 8 – GATE TRIGGER VOLTAGE






FIGURE 9 – HOLDING CURRENT



# 2N1595 thru 2N1599



**MOTOROLA**



## REVERSE BLOCKING TRIODE THYRISTORS

These devices are glassivated planar construction designed for gating operation in mA/ $\mu$ A signal or detection circuits.

- Low-Level Gate Characteristics –  
 $I_{GT} = 10 \text{ mA (Max) @ } 25^\circ\text{C}$
- Low Holding Current –  
 $I_H = 5.0 \text{ mA (Typ) @ } 25^\circ\text{C}$
- Glass-to-Metal Bond for Maximum Hermetic Seal

## SILICON CONTROLLED RECTIFIERS

1.6 AMPERE RMS  
50 thru 400 VOLTS




**\*MAXIMUM RATINGS** ( $T_J = 125^\circ\text{C}$  unless otherwise noted,  $R_{GC} = 1 \text{ k}\Omega$ )

Rating	Symbol	Value	Unit
Repetitive Peak Reverse Blocking Voltage (1)	$V_{RRM}$		Volts
2N1595		50	
2N1596		100	
2N1597		200	
2N1598		300	
2N1599		400	
Repetitive Peak Forward Blocking Voltage (1)	$V_{DRM}$		Volts
2N1595		50	
2N1596		100	
2N1597		200	
2N1598		300	
2N1599		400	
RMS On-State Current (All Conduction Angles)	$I_T(\text{RMS})$	1.6	Amps
Peak Non-Repetitive Surge Current (One Cycle, 60 Hz, $T_J = -65$ to $+125^\circ\text{C}$ )	$I_{TSM}$	15	Amps
Peak Gate Power	$P_{GM}$	0.1	Watt
Average Gate Power	$P_{G(AV)}$	0.01	Watt
Peak Gate Current	$I_{GM}$	0.1	Amp
Peak Gate Voltage – Forward	$V_{GFM}$	10	Volts
Reverse	$V_{GRM}$	10	
Operating Junction Temperature Range	$T_J$	-65 to +125	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-65 to +150	$^\circ\text{C}$

\*Indicates JEDEC Registered Data.

(1)  $V_{DRM}$  or  $V_{RRM}$  for all types can be applied on a continuous DC basis without incurring damage.




STYLE 3  
PIN 1. CATHODE  
2. GATE  
3. ANODE (CONNECTED TO CASE)

DIM	MIN	MAX	MIN	MAX
A	8.89	9.40	0.350	0.370
B	8.00	8.51	0.315	0.335
C	6.10	6.60	0.240	0.260
D	0.406	0.533	0.016	0.021
E	0.229	3.18	0.009	0.125
F	0.406	0.483	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.711	0.864	0.028	0.034
J	0.737	1.02	0.029	0.040
K	12.70	—	0.500	—
L	6.35	—	0.250	—
M	45° NOM	—	45° NOM	—
P	—	1.27	—	0.050
D	90° NOM	—	90° NOM	—
R	2.54	—	0.100	—

All JEDEC dimensions and notes apply.

CASE 79-02  
TO-39



ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Reverse Blocking Current (V <sub>R</sub> = Rated V <sub>RRM</sub> , T <sub>J</sub> = 125°C)	I <sub>RRM</sub>	—	—	1.0	mA
*Peak Forward Blocking Current (V <sub>D</sub> = Rated V <sub>DRM</sub> , T <sub>J</sub> = 125°C)	I <sub>DRM</sub>	—	—	1.0	mA
*Peak On-State Voltage (I <sub>F</sub> = 1.0 Adc, Pulsed, 1.0 ms (Max), Duty Cycle < 1%)	V <sub>TM</sub>	—	1.1	2.0	Volts
*Gate Trigger Current (V <sub>D</sub> = 7 V, R <sub>L</sub> = 12 Ohms)	I <sub>GT</sub>	—	2.0	10	mA
*Gate Trigger Voltage (V <sub>D</sub> = 7.0 V, R <sub>L</sub> = 12 Ohms) (V <sub>D</sub> = 7.0 V, R <sub>L</sub> = 12 Ohms, T <sub>J</sub> = 125°C)	V <sub>GT</sub>	— 0.2	0.7 —	3.0 —	Volts
Reverse Gate Current (V <sub>GK</sub> = 10 V)	I <sub>GR</sub>	—	17	—	mA
Holding Current (V <sub>D</sub> = 7.0 V)	I <sub>H</sub>	—	5.0	—	mA
Turn-On Time (I <sub>GT</sub> = 10 mA, I <sub>F</sub> = 1.0 A) (I <sub>GT</sub> = 20 mA, I <sub>F</sub> = 1.0 A)	t <sub>gt</sub>	— —	0.8 0.6	— —	μs
Turn-Off Time (I <sub>F</sub> = 1.0 A, I <sub>R</sub> = 1.0 A, dv/dt = 20 V/μs, T <sub>J</sub> = 125°C)	t <sub>q</sub>	—	10	—	μs

\* Indicates JEDEC Registered Data.

2.3

CURRENT DERATING

FIGURE 1 — CASE TEMPERATURE REFERENCE





FIGURE 2 — AMBIENT TEMPERATURE REFERENCE





# 2N1842 thru 2N1850



**MOTOROLA**



## REVERSE BLOCKING TRIODE THYRISTOR

... designed primarily for half-wave ac control applications, such as motor controls, heating controls and power supplies; or wherever half-wave silicon gate-controlled, solid-state devices are needed.

- Glass Passivated Junctions with Center Gate Geometry for Greater Parameter Uniformity and Stability
- Blocking Voltage to 500 Volts

## SILICON CONTROLLED RECTIFIERS

**16 AMPERE RMS  
25-500 VOLTS**



## MAXIMUM RATINGS ( $T_J = 100^\circ\text{C}$ unless otherwise noted.)


Rating	Symbol	Value	Unit
*Peak Repetitive Forward or Reverse Blocking Voltage (1)	$V_{DRM}$ or $V_{RRM}$	25 50 100 150 200 250 300 400 500	Volts
*Non-Repetitive Peak Reverse Voltage	$V_{RSM}$	35 75 150 225 300 350 400 500 600	Volts
*Average On-State Current ( $T_C = 35^\circ\text{C}$ )	$I_{T(AV)}$	10	Amp
*Peak Non-Repetitive Surge Current (One cycle, 60 Hz, preceded and followed by rated current and voltage)	$I_{TSM}$	125	Amp
Circuit Fusing ( $T_J = -40$ to $+100^\circ\text{C}$ , $t = 1.0$ to $8.3$ ms)	$I^2t$	60	$\text{A}^2\text{s}$
*Peak Gate Power	$P_{GM}$	5.0	Watts
*Average Gate Power	$P_{G(AV)}$	0.5	Watt
*Peak Forward Gate Current	$I_{GM}$	2.0	Amp
*Peak Gate Voltage - Forward Reverse	$V_{FGM}$ $V_{RGM}$	10 5.0	Volts
*Operating Junction Temperature Range	$T_J$	-40 to +100	$^\circ\text{C}$
*Storage Temperature Range	$T_{stg}$	-40 to +125	$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.0	$^\circ\text{C/W}$

- (1)  $V_{DRM}$  and  $V_{RRM}$  for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices should not be tested for blocking capability in a manner such that the voltage supplied exceeds the rated blocking voltage.

\* Indicates JEDEC Registered Data.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	26.67	30.23	1.050	1.190
F	3.43	4.06	0.135	0.160
H	2.29 REF		0.090 REF	
J	10.67	11.56	0.420	0.455
K	15.75	17.02	0.620	0.670
L	7.62	8.89	0.300	0.350
Q	1.40	2.16	0.055	0.085
R	1.65 REF		0.065 REF	
T	12.73	12.83	0.501	0.505

STYLE 1:  
PIN 1 CATHODE  
2 GATE  
3 ANODE

CASE 263-03

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
*Average Forward or Reverse Blocking Current ( $V_D = \text{Rated } V_{DRM}$ , $V_R = \text{Rated } V_{RRM}$ , $T_C = 35^\circ\text{C}$ )	$I_D(AV)$ , $I_R(AV)$	—	—	—	mA
2N1842	—	—	—	22.5	—
2N1843	—	—	—	19	—
2N1844	—	—	—	12.5	—
2N1845	—	—	—	6.5	—
2N1846	—	—	—	6.0	—
2N1847	—	—	—	5.5	—
2N1848	—	—	—	5.0	—
2N1849	—	—	—	4.0	—
2N1850	—	—	—	3.0	—
Peak Forward or Reverse Blocking Current ( $V_D = \text{Rated } V_{DRM}$ , $V_D = \text{Rated } V_{RRM}$ , gate open, $T_C = 100^\circ\text{C}$ )	$I_{DRM}$ , $I_{RRM}$	—	—	6.0	mA
*Peak On-State Voltage ( $I_{TM} = 31.4$ A peak, Pulse Width $< 1.0$ ms, Duty Cycle $< 2.0\%$ )	$V_{TM}$	—	—	2.5	Volts
Gate Trigger Current, Continuous dc ( $V_D = 12$ Vdc, $R_L = 50 \Omega$ ) *( $V_D = 12$ Vdc, $R_L = 50 \Omega$ , $T_C = -40^\circ\text{C}$ )	$I_{GT}$	—	6.0	80 150	mA
Gate Trigger Voltage, Continuous dc ( $V_D = 12$ Vdc, $R_L = 50 \Omega$ ) *( $V_D = 12$ Vdc, $R_L = 50 \Omega$ , $T_C = -40^\circ\text{C}$ ) *( $V_D = \text{Rated } V_{DRM}$ , $R_L = 50 \Omega$ , $T_C = 100^\circ\text{C}$ )	$V_{GT}$	— 0.3	0.65 —	— 3.5 —	Volts
Holding Current ( $V_D = 12$ Vdc, Gate Open)	$I_H$	—	7.0	—	mA
Critical Rate of Rise of Off-State Voltage ( $V_D = \text{Rated } V_{DRM}$ , Exponential Waveform, $T_C = 100^\circ\text{C}$ , Gate Open)	$dv/dt$	—	30	—	V/ $\mu\text{s}$

\* Indicates JEDEC Registered Data.

FIGURE 1 — AVERAGE CURRENT DERATING




FIGURE 3 — GATE TRIGGER VOLTAGE




FIGURE 2 — GATE TRIGGER CURRENT





FIGURE 4 — HOLDING CURRENT



# 2N1842A thru 2N1850A



**MOTOROLA**



## REVERSE BLOCKING TRIODE THYRISTOR

... designed primarily for half-wave ac control applications, such as motor controls, heating controls and power supplies; or where ever half-wave silicon gate-controlled, solid-state devices are needed.

- Glass Passivated Junctions with Center Gate Geometry for Greater Parameter Uniformity and Stability
- Blocking Voltage to 500 Volts
- Junction Temperature Rated @ 125°C

## MAXIMUM RATINGS ( $T_C = 125^\circ\text{C}$ unless otherwise noted.)

Rating	Symbol	Value	Unit
*Peak Repetitive Forward or Reverse Blocking Voltage (1)	$V_{DRM}$ or $V_{RRM}$	25 50 100 150 200 250 300 400 500	Volts
*Non-Repetitive Peak Reverse Voltage	$V_{RSM}$	35 75 150 225 300 350 400 500 600	Volts
*Average On-State Current ( $T_C = 80^\circ\text{C}$ )	$I_T(AV)$	10	Amp
*Peak Non-Repetitive Surge Current (One cycle, 60 Hz, preceded and followed by rated current and voltage)	$I_{TSM}$	125	Amp
Circuit Fusing ( $T_J = -65$ to $+125^\circ\text{C}$ , $t = 1.0$ to $8.3$ ms)	$I^2_t$	60	$\text{A}^2\text{s}$
*Peak Gate Power	$P_{GM}$	5.0	Watts
*Average Gate Power	$P_{G(AV)}$	0.5	Watt
*Peak Forward Gate Current	$I_{GM}$	2.0	Amp
*Peak Gate Voltage — Forward	$V_{FGM}$	10	Volts
Reverse	$V_{RGM}$	5.0	
*Operating Junction Temperature Range	$T_J$	-65 to +125	$^\circ\text{C}$
*Storage Temperature Range	$T_{stg}$	-65 to +125	$^\circ\text{C}$

## THERMAL CHARACTERISTIC


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.0	$^\circ\text{C}/\text{W}$

(1)  $V_{DRM}$  and  $V_{RRM}$  for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices should not be tested for blocking capability in a manner such that the voltage supplied exceeds the rated blocking voltage.

\*Indicates JEDEC Registered Data.

## SILICON CONTROLLED RECTIFIERS

16 AMPERE RMS  
25 — 500 VOLTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	26.67	30.23	1.050	1.190
D	3.43	4.06	0.135	0.160
H	2.29 REF		0.090 REF	
J	10.67	11.56	0.420	0.455
K	15.75	17.02	0.620	0.670
L	7.62	8.89	0.300	0.350
Q	1.40	2.76	0.055	0.085
R	1.95 REF		0.065 REF	
T	12.73	12.83	0.501	0.505

STYLE 1:  
PIN 1. CATHODE  
2. GATE  
3. ANODE

CASE 263-03

ELECTRICAL CHARACTERISTICS ( $T_C = 125^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
*Average Forward or Reverse Blocking Current ( $V_D = \text{Rated } V_{DRM}$ or $V_R = \text{Rated } V_{RRM}$ , gate open, $T_C = 125^\circ\text{C}$ )	$I_D(AV), I_R(AV)$	—	—	22.5 19 12.5 6.5 6.0 5.5 5.0 4.0 3.0	mA
Peak Forward or Reverse Blocking Current ( $V_D = \text{Rated } V_{DRM}$ or $V_R = \text{Rated } V_{RRM}$ , gate open, $T_C = 125^\circ\text{C}$ )	$I_{DRM}, I_{RRM}$	—	—	6.0	mA
*Peak On-State Voltage ( $I_{TM} = 31.4$ A peak, Pulse Width $< 1.0$ ms, Duty Cycle $< 2.0\%$ )	$V_{TM}$	—	—	2.5	Volts
Gate Trigger Current, Continuous dc ( $V_D = 12$ Vdc, $R_L = 50 \Omega$ ) * ( $V_D = 12$ Vdc, $R_L = 50 \Omega$ , $T_C = -65^\circ\text{C}$ )	$I_{GT}$	—	6.0	80 150	mA
Gate Trigger Voltage, Continuous dc ( $V_D = 12$ Vdc, $R_L = 50 \Omega$ ) * ( $V_D = 12$ Vdc, $R_L = 50 \Omega$ , $T_C = -40^\circ\text{C}$ ) * ( $V_D = 12$ Vdc, $R_L = 50 \Omega$ , $T_C = -65^\circ\text{C}$ ) * ( $V_D = \text{Rated } V_{DRM}$ , $R_L = 50 \Omega$ , $T_C = 125^\circ\text{C}$ )	$V_{GT}$	—	0.65	3.5 3.7	Volts
Holding Current ( $V_D = 12$ Vdc, Gate Open)	$I_H$	—	7.0	—	mA
Critical Rate of Rise of Off-State Voltage ( $V_D = \text{Rated } V_{DRM}$ , Exponential Waveform, $T_C = 125^\circ\text{C}$ , Gate Open)	$dv/dt$	—	30	—	V/ $\mu\text{s}$

\* Indicates JEDEC Registered Data.

FIGURE 1 — AVERAGE CURRENT DERATING




FIGURE 2 — GATE TRIGGER CURRENT




FIGURE 3 — GATE TRIGGER VOLTAGE





FIGURE 4 — HOLDING CURRENT



# 2N2322 thru 2N2329



**MOTOROLA**



## REVERSE BLOCKING TRIODE THYRISTOR

... all-diffused PNP devices designed for gating operation in mA/ $\mu$ A signal or detection circuits.

- Low-Level Gate Characteristics  
 $I_{GT} = 200 \mu A$  (Max) @  $25^\circ C$
- Low Holding Current —  $I_H = 2.0$  mA (Max) @  $25^\circ C$
- Anode Common to Case
- Glass-to-Metal Bond for Maximum Hermetic Seal


\*MAXIMUM RATINGS ( $T_C = 25^\circ C$  unless otherwise noted,  $R_{\theta K} = 1000$  ohms)

Rating	Symbol	Value	Unit
Peak Repetitive Forward and Reverse Blocking Voltage (Notes 2 and 3)	$V_{DRM}$ or $V_{RRM}$	25 50 100 150 200 250 300 400	Volts
Non- Repetitive Peak Reverse Blocking Voltage ( $t \leq 5.0$ ms, Notes 2 and 3)	$V_{RSM}$	40 75 150 225 300 350 400 500	Volts
RMS On-State Current (All Conduction Angles)	$I_T(RMS)$	1.6	Amp
Average On-State Current $T_C = 85^\circ C$ $T_A = 30^\circ C$	$I_T(AV)$	1.0 0.45	Amp
Peak Non-Repetitive Surge Current (One Cycle, 60 Hz, $T_C = 80^\circ C$ ) Preceded and followed by rated current and voltage	$I_{TSM}$	15	Amp
Peak Gate Power	$P_{GM}$	0.1	Watt
Average Gate Power	$P_{G(AV)}$	0.01	Watt
Peak Gate Current	$I_{GM}$	0.1	Amp
Peak Gate Voltage	$V_{GM}$	6.0	Volts
Operating Junction Temperature Range	$T_J$	-65 to +125	$^\circ C$
Storage Temperature Range	$T_{stg}$	-65 to +150	$^\circ C$
Lead Solder Temperature ( $> 1/16"$ from case, 10 s max)	—	+230	$^\circ C$

\*Indicates JEDEC Registered Data.

## SILICON CONTROLLED RECTIFIER

1.6 AMPERE RMS  
25 thru 400 VOLTS



STYLE 3:  
PIN 1. CATHODE  
2. GATE  
3. ANODE (CONNECTED TO CASE)

DIM	MIN	MAX	MIN	MAX
A	8.89	9.40	0.350	0.370
B	8.00	8.51	0.315	0.335
C	6.10	6.60	0.240	0.260
D	0.406	0.533	0.016	0.021
E	0.229	3.18	0.009	0.125
F	0.406	0.483	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.711	0.864	0.028	0.034
J	0.737	1.02	0.029	0.040
K	12.70	—	0.500	—
L	6.35	—	0.250	—
M	45° NOM	—	45° NOM	—
N	—	1.27	—	0.050
O	90° NOM	—	90° NOM	—
R	2.54	—	0.100	—

All JEDEC dimensions and notes apply.

CASE 79-02  
TO-39

ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted, R<sub>GK</sub> = 1000 ohms)

Characteristic	Symbol	Min	Max	Unit
*Peak Reverse Blocking Current (Rated V <sub>RRM</sub> , T <sub>J</sub> = 125°C)	I <sub>RRM</sub>	—	100	μA
*Peak Forward Blocking Current (Rated V <sub>DRM</sub> , T <sub>J</sub> = 125°C)	I <sub>DRM</sub>	—	100	μA
Peak On-State Voltage (I <sub>TM</sub> = 1.0 A Peak) (I <sub>TM</sub> = 3.14 A Peak, T <sub>C</sub> = 85°C)*	V <sub>TM</sub>	—	1.5 2.0	Volts
Gate Trigger Current (Note 1) (V <sub>D</sub> = 6.0 Vdc, R <sub>L</sub> = 100 ohms) (V <sub>D</sub> = 6.0 Vdc, R <sub>L</sub> = 100 ohms, T <sub>C</sub> = -65°C)	I <sub>GT</sub>	—	200 350*	μA
Gate Trigger Voltage (V <sub>D</sub> = 6.0 Vdc, R <sub>L</sub> = 100 ohms) (V <sub>D</sub> = 6.0 Vdc, R <sub>L</sub> = 100 ohms, T <sub>C</sub> = -65°C)* (V <sub>D</sub> = Rated V <sub>DRM</sub> , R <sub>L</sub> = 100 ohms, T <sub>J</sub> = 125°C)*	V <sub>GT</sub>	— 0.1	0.8 1.0 —	Volts
Holding Current (V <sub>D</sub> = 6.0 Vdc) (V <sub>D</sub> = 6.0 Vdc, T <sub>C</sub> = -65°C)* (V <sub>D</sub> = 6.0 Vdc, T <sub>C</sub> = 125°C)*	I <sub>H</sub>	— 0.15	2.0 3.0 —	mA

\*Indicates JEDEC Registered Data.

Notes: 1. R<sub>GK</sub> current is not included in measurement.

2. Thyristor devices shall not be tested with a constant current source for forward or reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.
3. Thyristor devices shall not have a positive bias applied to the gate concurrently with a negative potential applied to the anode.

2.3

CURRENT DERATING

FIGURE 1 – CASE TEMPERATURE





FIGURE 2 – AMBIENT TEMPERATURE





# 2N2573 thru 2N2579 MCR649AP-1 thru -10



**MOTOROLA**

## REVERSE BLOCKING TRIODE THYRISTOR

... designed for industrial applications such as motor controls, heater controls, and power supplies, wherever half-wave or dc silicon gate controlled devices are needed.

- Glass Passivated Junctions for Maximum Reliability
- Center Gate Geometry for Parameter Uniformity
- High Surge Current,  $I_{TSM} = 260$  A, for Crowbar Service

2.3


## SILICON CONTROLLED RECTIFIER

20 - 25 AMPERES RMS

25-500 VOLTS



CASE 61-03



CASE 54-05

## MAXIMUM RATINGS ( $T_J = 125^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Repetitive Forward and Reverse Blocking Voltage (1)	$V_{DRM}$ or $V_{RRM}$	25	Volts
2N2573, MCR649AP-1		50	
2N2574, MCR649AP-2		100	
2N2575, MCR649AP-3		200	
2N2576, MCR649AP-4		300	
2N2577, MCR649AP-5		400	
2N2578, MCR649AP-6		500	
2N2579, MCR649AP-7		600	
MCR649AP-8		700	
MCR649AP-9		800	
MCR649AP-10			
On-State Current	$I_T(\text{RMS})$	25	Amp
2N Series		20	
MCR Series			
Circuit Fusing	$I_2 t$	275	$\text{A}^2\text{sec.}$
( $T_J = -65^\circ\text{C}$ to $+125^\circ\text{C}$ , $t \leq 8.3$ ms)		235	
Peak Surge Current	$I_{TSM}$	260	Amp
(Half Cycle, 60 Hz, $T_J = -65^\circ$ to $+125^\circ\text{C}$ )			
Peak Gate Power - Forward	$P_{GM}$	5.0	Watts
Average Gate Power - Forward	$P_G(\text{AVG})$	0.5	Watts
Peak Gate Current - Forward	$I_{GM}$	2.0	Amp
Peak Gate Voltage - Forward	$V_{GFM}$	10	Volts
Reverse	$V_{GRM}$	5.0	
Operating Junction Temperature	$T_J$	$-65$ to $+125$	$^\circ\text{C}$
Storage Temperature	$T_{stg}$	$-65$ to $+150$	$^\circ\text{C}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.5	$^\circ\text{C/W}$

(1)  $V_{DRM}$  and  $V_{RRM}$  for all types can be applied on a continuous basis without incurring damage. Ratings apply for zero or negative gate voltage.

2N2573  
thru  
2N2579

STYLE 1:  
PIN 1: GATE  
2: CATHODE  
CASE: ANODE

MILLIMETERS		INCHES	
DIM	MIN. MAX.	DIM	MIN. MAX.
A	28.27 29.17	1.113 1.149	
B	19.53 19.78	0.769 0.779	
C	4.83 5.20	0.190 0.205	
D	4.83 5.20	0.190 0.205	
E	2.84 3.05	0.112 0.120	
F	25.50 26.40	1.004 1.039	
G	10.07 11.18	0.396 0.440	
H	5.93 6.34	0.233 0.250	
I	15.74 16.77	0.620 0.661	
J	10.16 11.17	0.400 0.440	
K	7.62 8.25	0.300 0.325	
L	2.54 3.17	0.100 0.125	
M	2.54 3.17	0.100 0.125	
N	2.54 3.17	0.100 0.125	
P	2.54 3.17	0.100 0.125	
Q	2.54 3.17	0.100 0.125	
R	2.54 3.17	0.100 0.125	
S	2.54 3.17	0.100 0.125	
T	2.54 3.17	0.100 0.125	
U	2.54 3.17	0.100 0.125	

CASE 61-03

MCR649AP-1  
thru  
MCR649AP-10

STYLE 2:  
PIN 1: GATE  
PIN 2: CATHODE  
CASE: ANODE

MILLIMETERS		INCHES	
DIM	MIN. MAX.	DIM	MIN. MAX.
A	28.27 29.17	1.113 1.149	
B	19.53 19.78	0.769 0.779	
C	4.83 5.20	0.190 0.205	
D	4.83 5.20	0.190 0.205	
E	2.84 3.05	0.112 0.120	
F	25.50 26.40	1.004 1.039	
G	10.07 11.18	0.396 0.440	
H	5.93 6.34	0.233 0.250	
I	15.74 16.77	0.620 0.661	
J	10.16 11.17	0.400 0.440	
K	7.62 8.25	0.300 0.325	
L	2.54 3.17	0.100 0.125	
M	2.54 3.17	0.100 0.125	
N	2.54 3.17	0.100 0.125	
P	2.54 3.17	0.100 0.125	
Q	2.54 3.17	0.100 0.125	
R	2.54 3.17	0.100 0.125	
S	2.54 3.17	0.100 0.125	
T	2.54 3.17	0.100 0.125	
U	2.54 3.17	0.100 0.125	

CASE 54-05

ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Units
Peak Forward Blocking Current (V <sub>D</sub> = Rated V <sub>DRM</sub> with gate open, T <sub>J</sub> = 125°C)	I <sub>DRM</sub>	—	0.6	5.0	mA
Peak Reverse Blocking Current (V <sub>R</sub> = Rated V <sub>RRM</sub> , T <sub>J</sub> = 125°C)	I <sub>RRM</sub>	—	0.6	5.0	mA
Gate Trigger Current (Continuous dc) (V <sub>D</sub> = 7 Vdc, R <sub>L</sub> = 100 Ω)	I <sub>GT</sub>	—	—	40	mA
Gate Trigger Voltage (Continuous dc) (V <sub>D</sub> = 7 Vdc, R <sub>L</sub> = 100 Ω) (V <sub>D</sub> = Rated V <sub>DRM</sub> , R <sub>L</sub> = 100 Ω, T <sub>J</sub> = 125°C)	V <sub>GT</sub>	0.3	0.7	3.5	Volts
Forward On Voltage (I <sub>TM</sub> = 20 Adc)	V <sub>TM</sub>	—	1.1	1.4	Volts
Holding Current (V <sub>D</sub> = 7 Vdc, Gate Open)	I <sub>H</sub>	—	10	—	mA
Turn-On Time (t <sub>d</sub> + t <sub>r</sub> ) (I <sub>GT</sub> = 50 mA, I <sub>T</sub> = 10 A, V <sub>D</sub> = Rated V <sub>DRM</sub> )	t <sub>gt</sub>	—	1.0	—	μs
Turn-Off Time (I <sub>T</sub> = 10 A, I <sub>R</sub> = 10 A, dv/dt = 20 V/μs, T <sub>J</sub> = 125°C) (V <sub>D</sub> = Rated Voltage V <sub>DRM</sub> )	t <sub>q</sub>	—	30	—	μs
Forward Voltage Application Rate (Exponential) (Gate Open, T <sub>J</sub> = 125°C, V <sub>D</sub> = Rated V <sub>DRM</sub> )	dv/dt	—	30	—	V/μs

FIGURE 1 – CURRENT DERATING




FIGURE 2 – GATE TRIGGER CHARACTERISTICS




FIGURE 3 – ON-STATE CHARACTERISTICS




FIGURE 4 – MAXIMUM ALLOWABLE NON-RECURRENT SURGE CURRENT




FIGURE 6 – EFFECT OF TEMPERATURE ON TYPICAL GATE CURRENT




FIGURE 5 – EFFECT OF TEMPERATURE ON TYPICAL HOLDING CURRENT




FIGURE 7 – EFFECT OF TEMPERATURE ON TYPICAL GATE VOLTAGE





FIGURE 8 – MAXIMUM TRANSIENT THERMAL RESISTANCE JUNCTION TO CASE



**MOTOROLA****2N2646****2N2647**

### SILICON PN UNIUNCTION TRANSISTORS

... designed for use in pulse and timing circuits, sensing circuits and thyristor trigger circuits. These devices feature:

- Low Peak Point Current — 2.0  $\mu$ A (Max)
- Low Emitter Reverse Current — 200 nA (Max)
- Passivated Surface for Reliability and Uniformity

### PN UNIUNCTION TRANSISTORS


**2.3**

#### \*MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ unless otherwise noted.)

Rating	Symbol	Value	Unit
Power Dissipation (1)	$P_D$	300	mW
RMS Emitter Current	$I_E(\text{RMS})$	50	mA
Peak Pulse Emitter Current (2)	$i_E$	2.0	Amp
Emitter Reverse Voltage	$V_{B2E}$	30	Volts
Interbase Voltage	$V_{B2B1}$	35	Volts
Operating Junction Temperature Range	$T_J$	-65 to +125	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-65 to +150	$^\circ\text{C}$

\*Indicates JEDEC Registered Data.

- (1) Derate 3.0 mW/ $^\circ\text{C}$  increase in ambient temperature. The total power dissipation (available power to Emitter and Base-Two) must be limited by the external circuitry.
- (2) Capacitor discharge — 10  $\mu$ F or less, 30 volts or less.



STYLE 1:  
PIN 1. EMITTER  
2. BASE 1  
3. BASE 2

Pin 3 Connected to Case.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.31	5.84	0.209	0.230
B	4.52	4.95	0.178	0.195
C	4.32	5.33	0.170	0.210
D	0.41	0.48	0.016	0.019
G	2.54 TYP		0.100 TYP	
H	0.91	1.17	0.036	0.046
J	0.71	1.22	0.028	0.048
K	12.70	—	0.500	—
M	45 $^\circ$ TYP		45 $^\circ$ TYP	
N	1.27 TYP		0.050 TYP	

CASE 22A-01

(TO-18 Except for Lead Position)

\*ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Intrinsic Standoff Ratio ( $V_{B2B1} = 10\text{ V}$ ) (Note 1)	$\eta$	0.56 0.68	— —	0.75 0.82	—
Interbase Resistance ( $V_{B2B1} = 3.0\text{ V}$ , $I_E = 0$ )	$r_{BB}$	4.7	7.0	9.1	k ohms
Interbase Resistance Temperature Coefficient ( $V_{B2B1} = 3.0\text{ V}$ , $I_E = 0$ , $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$ )	$\alpha_{r_{BB}}$	0.1	—	0.9	%/ $^\circ\text{C}$
Emitter Saturation Voltage ( $V_{B2B1} = 10\text{ V}$ , $I_E = 50\text{ mA}$ ) (Note 2)	$V_{E81(\text{sat})}$	—	3.5	—	Volts
Modulated Interbase Current ( $V_{B2B1} = 10\text{ V}$ , $I_E = 50\text{ mA}$ )	$I_{B2(\text{mod})}$	—	15	—	mA
Emitter Reverse Current ( $V_{B2E} = 30\text{ V}$ , $I_{B1} = 0$ )	$I_{E20}$	— —	0.005 0.005	12 0.2	$\mu\text{A}$
Peak Point Emitter Current ( $V_{B2B1} = 25\text{ V}$ )	$I_P$	— —	1.0 1.0	5.0 2.0	$\mu\text{A}$
Valley Point Current ( $V_{B2B1} = 20\text{ V}$ , $R_{B2} = 100\text{ ohms}$ ) (Note 2)	$I_V$	4.0 8.0	6.0 10	— 18	mA
Base-One Peak Pulse Voltage (Note 3, Figure 3)	$V_{OB1}$	3.0 6.0	5.0 7.0	— —	Volts

\* Indicates JEDEC Registered Data.

## Notes:

- (1) Intrinsic standoff ratio,  $\eta$ , is defined by equation:

$$\eta = \frac{V_P - V_F}{V_{B2B1}}$$

Where  $V_P$  = Peak Point Emitter Voltage $V_{B2B1}$  = Interbase Voltage $V_F$  = Emitter to Base-One Junction Diode Drop  
( $\approx 0.45\text{ V}$  @  $10\text{ }\mu\text{A}$ )

- (2) Use pulse techniques:  $PW \approx 300\text{ }\mu\text{s}$ , duty cycle  $\leq 2\%$  to avoid internal heating due to interbase modulation which may result in erroneous readings.

- (3) Base-One Peak Pulse Voltage is measured in circuit of Figure 3. This specification is used to ensure minimum pulse amplitude for applications in SCR firing circuits and other types of pulse circuits.

FIGURE 1  
UNIUNION TRANSISTOR SYMBOL  
AND NOMENCLATURE




FIGURE 2  
STATIC EMITTER CHARACTERISTIC  
CURVES  
(Exaggerated to Show Details)





FIGURE 3 —  $V_{OB1}$  TEST CIRCUIT  
(Typical Relaxation Oscillator)





# MOTOROLA

## 2N3668 thru 2N3670 2N4103



### REVERSE BLOCKING TRIODE THYRISTOR

These devices are designed for 12.5 Ampere RMS, 100 through 600 Volt power supply and computer control applications to 100°C maximum Junction Temperature.


- Low Forward "On" Voltage –  
 $V_{TM} = 1.8$  Volts (Max) @  $T_J = 25^\circ\text{C}$
- All Diffused Junctions for Greater Parameter Uniformity
- Glass Passivated for Greater Stability

*MAXIMUM RATINGS				
Rating	Symbol	Value	Unit	
Peak Repetitive Forward and Reverse Blocking Voltage (1)	$V_{DRM}$ or $V_{RRM}$	100 200 400 600	Volts	
Forward Current RMS ( $T_C = 80^\circ\text{C}$ ) (All Conduction Angles)	$I_T(\text{RMS})$	12.5	Amps	
Peak Forward Surge Current (1/2 cycle, Sine Wave, 60 Hz, $T_J = -40$ to $100^\circ\text{C}$ )	$I_{TSM}$	200	Amps	
Circuit Fusing ( $T_J = -40$ to $100^\circ\text{C}$ , $t = 1.0$ to $8.3$ ms)	$I^2t$	170	$\text{A}^2\text{s}$	
Forward Peak Gate Power	$P_{GM}$	5.0	Watts	
Forward Average Gate Power	$P_{G(AV)}$	0.5	Watt	
Forward Peak Gate Current	$I_{GM}$	2.0	Amps	
Peak Forward Gate Voltage	$V_{GF}$	10	Volts	
Peak Reverse Gate Voltage	$V_{GR}$	5.0	Volts	
Operating Junction Temperature Range	$T_J$	-40 to +100	$^\circ\text{C}$	
Storage Temperature Range	$T_{stg}$	-40 to +125	$^\circ\text{C}$	
THERMAL CHARACTERISTICS				
Characteristic	Symbol	Max	Unit	
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.7	$^\circ\text{C/W}$	


(1)  $V_{DRM}$  and  $V_{RRM}$  for all types can be applied on a continuous dc basis without incurrent damage. Ratings apply for zero or negative gate voltage. Devices should not be tested for blocking capability in a manner such that the voltage supplied exceeds the rated blocking voltage.

### SILICON CONTROLLED RECTIFIER

12.5 AMPERES RMS  
100–600 VOLTS



2.3



STYLE 2: (THY)  
PIN 1: GATE  
2: CATHODE  
CASE: ANODE

DIM	MIN	MAX	MIN	MAX
A	—	39.12	—	1.540
B	—	20.70	—	0.815
C	—	7.92	—	0.312
D	1.22	1.30	0.048	0.051
E	2.84	3.05	0.112	0.120
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.54	16.79	0.651	0.661
K	8.13	10.67	0.320	0.420
L	3.84	4.09	0.151	0.161
R	—	26.16	—	1.030

CASE 54-05

\*Indicates JEDEC Registered Data.







**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Forward Blocking Current ( $V_D = \text{Rated } V_{DRM} @ T_J = 100^\circ\text{C}$ )	$I_{DRM}$	—	—	2.0 2.5 3.0 4.0	mA
*Peak Reverse Blocking Current ( $V_R = \text{Rated } V_{RRM} @ T_J = 100^\circ\text{C}$ )	$I_{RRM}$	—	—	1.0 1.25 1.5 2.0	mA
*Forward "On" Voltage (1) ( $I_{TM} = 25 \text{ A peak}$ )	$V_{TM}$	—	1.1	1.8	Volts
*Gate Trigger Current (Continuous dc) ( $V_D = 12 \text{ Vdc}, R_L = 24 \text{ Ohms}$ )	$I_{GT}$	—	7.0 —	40 80	mA
*Gate Trigger Voltage (Continuous dc) ( $V_D = 12 \text{ Vdc}, R_L = 24 \text{ Ohms}$ )	$V_{GT}$	— 0.3	1.0 0.68 —	3.0 2.0 —	Volts
Holding Current ( $V_D = 12 \text{ Vdc}, I_T = 0.5 \text{ A}$ )	$I_H$	—	20	50	mA
Turn-On Time ( $V_D = \text{Rated } V_{DRM}, I_{TM} = 8 \text{ A}, I_G = 0.2 \text{ A}, t_r = 100 \text{ ns}$ )	$t_{gt}$	—	0.5	—	$\mu\text{s}$
Turn-Off Time ( $V_D = \text{Rated } V_{DRM}, I_{TM} = 8 \text{ A}, I_G = 200 \text{ mA}, \text{Pulse Width} \leq 50 \mu\text{s}, dv/dt = 20 \text{ V}/\mu\text{s}, di/dt = 30 \text{ A}/\mu\text{s}, T_C = 80^\circ\text{C}$ )	$t_q$	—	20	—	$\mu\text{s}$
Forward Voltage Application Rate Exponential ( $V_D = \text{Rated } V_{DRM}, T_C = 100^\circ\text{C}$ )	$dv/dt$	10	100	—	$\text{V}/\mu\text{s}$

\* Indicates JEDEC Registered Data.


(1) Pulse Test: Pulse Width  $\leq 1 \text{ ms}$ , Duty Cycle  $\leq 1\%$

**FIGURE 1 – TYPICAL GATE TRIGGER CURRENT**

**FIGURE 3 – TYPICAL GATE TRIGGER CURRENT**

**FIGURE 2 – TYPICAL GATE TRIGGER VOLTAGE**

**FIGURE 4 – TYPICAL GATE TRIGGER VOLTAGE**




# MOTOROLA

# 2N3870 thru 2N3873 2N3896 thru 2N3899 2N6171 thru 2N6174



## REVERSE BLOCKING TRIODE THYRISTORS

... designed for industrial and consumer applications such as power supplies; battery chargers; temperature, motor, light and welder controls.

- Economical for a Wide Range of Uses
- High Surge Current —  $I_{TSM} = 350$  Amp
- Practical Level Triggering and Holding Characteristics — 4.0 and 5.2 mA (Typ) @  $T_C = 25^\circ\text{C}$
- Rugged Construction in Either Pressfit, Stud or Isolated Stud Package

### MAXIMUM RATINGS ( $T_C = 100^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
*Peak Repetitive Forward or Reverse Blocking Voltage (1) ( $T_J = -40$ to $+100^\circ\text{C}$ , 1/2 Sine Wave, 50 to 400 Hz, Gate Open)	$V_{RRM}$ or $V_{DRM}$	100 200 400 600	Volts
*Peak Non-Repetitive Forward or Reverse Blocking Voltage ( $t \leq 5.0$ ms)	$V_{RSM}$ or $V_{DSM}$	150 330 660 700	Volts
*Average On-State Current (2) ( $T_C = -40$ to $+65^\circ\text{C}$ ) ( $T_C = +85^\circ\text{C}$ )	$I_{T(AV)}$	22 11	Amp
*Peak Non-Repetitive Surge Current (One cycle, 60 Hz) ( $T_C = +65^\circ\text{C}$ )	$I_{TSM}$	350	Amp
Circuit Fusing ( $T_C = -40$ to $+100^\circ\text{C}$ ) ( $t = 1.0$ to $8.3$ ms)	$I_{2t}$	510	$A^{1/2}$ s
*Peak Gate Power	$P_{GM}$	20	Watts
*Average Gate Power	$P_{G(AV)}$	0.5	Watt
*Peak Forward Gate Current	$I_{GM}$	2.0	Amp
Peak Gate Voltage	$V_{GM}$	10	Volts
*Operating Junction Temperature Range	$T_J$	$-40$ to $+100$	$^\circ\text{C}$
*Storage Temperature Range	$T_{stg}$	$-40$ to $+150$	$^\circ\text{C}$
Stud Torque		30	in lb.

### \*THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case 2N3870 thru 2N3873, 2N3896 thru 2N3899 2N6171 thru 2N6174	$R_{\theta JC}$	0.9 1.0	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data

(1) Ratings apply for zero or negative gate voltage. Devices shall not have a positive bias applied to the gate concurrently with a negative potential on the anode. Devices should not be tested with a constant current source for forward or reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.

(2) Isolated stud devices must be derated an additional 10 percent.

## SILICON CONTROLLED RECTIFIERS

35 AMPERES RMS  
100-800 VOLTS

CASE 311-01  
(Stud Isolated)



CASE 174-03  
TO-203  
2N3870  
thru  
2N3873




CASE 175-02  
2N3896  
thru  
2N3899



# 2.3

2N3870  
thru  
2N3873

CASE 174-03  
TO-203




STYLE 1  
TERM 1 GATE  
2 CATHODE  
3 ANODE

DIM	MIN	MAX	MIN	MAX
A	12.73	12.83	0.501	0.505
B	11.81	12.06	0.465	0.475
C	8.29	8.95	0.326	0.350
E	2.54		0.100	
F	0.69	2.16	0.035	0.085
G	2.04	2.45	0.080	0.097
K		20.32		1.000
N	1.28		0.510	
Q	1.65	4.06	0.065	0.160

2N3896  
thru  
2N3899

CASE 175-02



STYLE 1  
TERM 1 CATHODE  
2 GATE  
STUD ANODE

DIM	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	20.70	24.13	0.815	0.950
F	0.69	2.16	0.035	0.085
H	2.29	4.47	0.090	0.175
J	10.67	11.56	0.420	0.455
K	0.78	10.54	0.305	0.415
L	6.89	7.75	0.270	0.305
Q	1.65	4.06	0.065	0.160
R	1.65	4.11	0.065	0.161
T	12.70	12.83	0.500	0.505

2N6171  
thru  
2N6174

CASE 311-01  
(Stud Isolated)



STYLE 1  
1 CATHODE  
2 GATE  
3 ANODE

DIM	MIN	MAX	MIN	MAX
A	14.00	14.20	0.551	0.559
B	12.73	12.83	0.501	0.505
C		32.51		1.280
F		4.06		0.160
G	2.16	2.41	0.085	0.095
H	1.60	2.01	0.063	0.079
J	10.67	11.56	0.420	0.455
K	7.62	8.89	0.300	0.350
L	6.48	6.99	0.255	0.275
Q	1.40	2.16	0.055	0.085
T	3.43	3.81	0.135	0.150

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Forward Blocking Current ( $V_D$ = Rated $V_{DRM}$ , with gate open, $T_C = 100^\circ\text{C}$ ) 2N3870, 2N3896, 2N6171 2N3871, 2N3897, 2N6172 2N3872, 2N3898, 2N6173 2N3873, 2N3899, 2N6174	$I_{DRM}$	—	1.0 1.0 1.0 1.0	2.0 2.5 3.0 4.0	mA
*Peak Reverse Blocking Current ( $V_R$ = Rated $V_{RRM}$ , with gate open, $T_C = 100^\circ\text{C}$ ) 2N3870, 2N3896, 2N6171 2N3871, 2N3897, 2N6172 2N3872, 2N3898, 2N6173 2N3873, 2N3899, 2N6174	$I_{RRM}$	—	1.0 1.0 1.0 1.0	2.0 2.5 3.0 4.0	mA
*Peak On-State Voltage ( $I_{TM} = 69$ A Peak)	$V_{TM}$	—	1.5	1.85	Volts
*Gate Trigger Current, Continuous dc ( $V_D = 12$ V, $R_L = 24$ ohms) $T_C = -40^\circ\text{C}$ $T_C = 25^\circ\text{C}$	$I_{GT}$	—	9.0 4.0	80 40	mA
*Gate Trigger Voltage Continuous dc ( $V_D = 12$ V, $R_L = 24$ ohms) $T_C = -40^\circ\text{C}$ $T_C = 25^\circ\text{C}$	$V_{GT}$	—	0.9 0.69	3.0 1.6	Volts
*Holding Current (Gate Open) $T_C = -40^\circ\text{C}$ ( $V_D = 12$ V, $I_{TM} = 200$ mA) $T_C = 25^\circ\text{C}$	$I_H$	—	14 5.2	90 50	mA
*Gate Turn-On Time ( $t_d + t_r$ ) ( $I_{TM} = 41$ Adc, $V_D$ = rated $V_{DRM}$ , $I_{GT} = 40$ mAdc, Rise Time $\leq 0.05$ $\mu\text{s}$ , Pulse Width = 10 $\mu\text{s}$ )	$t_{gt}$	—	—	1.5	$\mu\text{s}$
Circuit Commutated Turn-Off Time ( $I_{TM} = 10$ A, $I_R = 10$ A) ( $I_{TM} = 10$ A, $I_R = 10$ A, $T_C = 100^\circ\text{C}$ )	$t_q$	—	25 35	—	$\mu\text{s}$
Forward Voltage Application Rate ( $T_C = 100^\circ\text{C}$ , $V_D$ = Rated $V_{DRM}$ )	$dv/dt$	—	50	—	V/ $\mu\text{s}$

\*Indicates JEDEC Registered Data.





FIGURE 3 – ON-STATE CHARACTERISTICS





FIGURE 4 – MAXIMUM NON-REPETITIVE SURGE CURRENT



2.3

FIGURE 5 – TYPICAL THERMAL RESPONSE




FIGURE 6 - PULSE TRIGGER CURRENT




FIGURE 7 - GATE TRIGGER CURRENT




FIGURE 8 - GATE TRIGGER VOLTAGE





FIGURE 9 - HOLDING CURRENT




**MOTOROLA**
**SILICON ANNULAR PN UNIJUNCTION TRANSISTOR**

... designed for military and industrial use in pulse, timing, sensing, and oscillator circuits. These devices feature:


- Low Peak Point Current —  $2.0 \mu\text{A}$  max
- Fast Switching — to 1.0 MHz
- Low Emitter Reverse Current — 10 nA max
- Passivated Surface for Reliability and Uniformity

**MAXIMUM RATINGS** ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Rating	Unit
RMS Power Dissipation (1)	$P_D$	360	mW
RMS Emitter Current	$I_e$	50	mA
Peak Pulse Emitter Current (2)	$I_{eP}$	1.0	Amp
Emitter Reverse Voltage	$V_{B2E}$	30	Volts
Interbase Voltage	$V_{B2B1}$	35	Volts
Storage Temperature Range	$T_{stg}$	-65 to +200	$^\circ\text{C}$

- (1) Derate 2.4 mW/ $^\circ\text{C}$  increase in ambient temperature. Total power dissipation (available power to Emitter and Base-Two) must be limited by external circuitry.
- (2) Capacitance discharge current must fall to 0.37 Amp within 3.0 ms and PRR  $\leq 10$  PPS.

**PN UNIJUNCTION TRANSISTOR**

**2.3**


STYLE 1  
PIN 1. EMITTER  
2. BASE 1  
3. BASE 2 CONNECTED TO CASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.31	5.84	0.209	0.230
B	4.52	4.95	0.178	0.195
C	4.32	5.33	0.170	0.210
D	0.41	0.48	0.016	0.019
G	2.54 TYP		0.100 TYP	
H	0.91	1.17	0.036	0.046
J	0.71	1.22	0.028	0.048
K	12.70	—	0.500	—
M	45° TYP		45° TYP	
N	1.27 TYP		0.050 TYP	

TO-18 except for lead position

**CASE 22A-01**  
(TO-18 Type)



ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Intrinsic Standoff Ratio ( $V_{B2B1} = 10\text{ V}$ ) Note 1	$\eta$	0.68	—	0.82	—
Interbase Resistance ( $V_{B2B1} = 3.0\text{ V}$ , $I_E = 0$ )	$R_{BB}$	4.0	6.0	8.0	k ohms
Interbase Resistance Temperature Coefficient ( $V_{B2B1} = 3.0\text{ V}$ , $I_E = 0$ , $T_A = -65^\circ\text{C}$ to $+100^\circ\text{C}$ )	$\alpha R_{BB}$	0.4	—	0.9	%/ $^\circ\text{C}$
Emitter Saturation Voltage ( $V_{B2B1} = 10\text{ V}$ , $I_E = 50\text{ mA}$ ) Note 2	$V_{EB1(\text{sat})}$	—	2.5	3.0	Volts
Modulated Interbase Current ( $V_{B2B1} = 10\text{ V}$ , $I_E = 50\text{ mA}$ )	$I_{B2(\text{mod})}$	12	15	—	mA
Emitter Reverse Current ( $V_{B2E} = 30\text{ V}$ , $I_{B1} = 0$ ) ( $V_{B2E} = 30\text{ V}$ , $I_{B1} = 0$ , $T_A = 125^\circ\text{C}$ )	$I_{EB20}$	—	5.0 —	10 1.0	nA $\mu\text{A}$
Peak Point Emitter Current ( $V_{B2B1} = 25\text{ V}$ )	$I_p$	—	0.6	2.0	$\mu\text{A}$
Valley Point Current ( $V_{B2B1} = 20\text{ V}$ , $R_{B2} = 100\text{ ohms}$ ) Note 2	$I_V$	1.0	4.0	10	mA
Base-One Peak Pulse Voltage (Note 3, Figure 3)	$V_{OB1}$	6.0	8.0	—	Volts
Maximum Oscillation Frequency (Figure 4)	$f(\text{max})$	1.0	1.25	—	MHz

## NOTES





1. Intrinsic standoff ratio,

 $\eta$ , is defined by equation:

$$\eta = \frac{V_p - V_{EB1}}{V_{B2B1}}$$

Where  $V_p$  = Peak Point Emitter Voltage $V_{B2B1}$  = Interbase Voltage $V_{EB1}$  = Emitter to Base-One Junction Diode Drop  
( $0.45\text{ V} @ 10\text{ }\mu\text{A}$ )2. Use pulse techniques:  $PW \approx 300\text{ }\mu\text{s}$  duty cycle  $< 2\%$  to avoid internal heating due to interbase modulation which may result in erroneous readings.

3. Base-One Peak Pulse Voltage is measured in circuit of Figure 3. This specification is used to ensure minimum pulse amplitude for applications in ACR firing circuits and other types of pulse circuits.

FIGURE 1 — UNIJUNCTION  
TRANSISTOR  
SYMBOL AND  
NOMENCLATUREFIGURE 2 — STATIC EMITTER  
CHARACTERISTICS CURVES  
(Exaggerated to Show Details)FIGURE 3 —  $V_{OB1}$   
TEST CIRCUIT  
(Typical Relaxation Oscillator)FIGURE 4 —  $f(\text{max})$  MAXIMUM  
FREQUENCY TEST CIRCUIT



# MOTOROLA

## 2N4167 thru 2N4174 2N4183 thru 2N4190



### REVERSE BLOCKING TRIODE THYRISTOR

... multi-purpose PNP silicon controlled rectifiers suited for industrial, consumer, and military applications. Offered in a choice of space-saving, economical packages for mounting versatility.

- Uniform Low-Level Noise-Immune Gate Triggering –  
 $I_{GT} = 10 \text{ mA (Typ) @ } T_C = 25^\circ\text{C}$
- Low Forward "On" Voltage –  
 $V_T = 1.0 \text{ V (Typ) @ } 5.0 \text{ Amp @ } 25^\circ\text{C}$
- High Surge-Current Capability –  
 $I_{TSM} = 100 \text{ Amp Peak}$
- Shorted Emitter Construction

### MAXIMUM RATINGS

(Apply over operating temperature range and for all case types unless otherwise noted)

Rating	Symbol	Value	Unit
*Peak Repetitive Forward and Reverse Blocking Voltage (1)	$V_{DRM}$	25	Volts
	or	50	
	$V_{RRM}$	100	
		200	
		300	
		400	
		500	
Forward Current RMS	$I_T(\text{RMS})$	8.0	Amp
*Peak Forward Surge Current (One cycle, 60 Hz, $T_J = -40$ to $+100^\circ\text{C}$ )	$I_{TSM}$	100	Amp
Circuit Fusing ( $T_J = -40$ to $+100^\circ\text{C}$ ; $t \leq 8.3 \text{ ms}$ )	$I_2t$	40	$\text{A}^2\text{s}$
*Peak Gate Power	$P_{GM}$	5.0	Watt
*Average Gate Power	$P_{G(AV)}$	0.5	Watt
*Peak Gate Current	$I_{GM}$	2.0	Amp
Peak Gate Voltage (2)	$V_{GM}$	10	Volts
*Operating Temperature Range	$T_J$	$-40$ to $+100$	$^\circ\text{C}$
*Storage Temperature Range	$T_{stg}$	$-40$ to $+150$	$^\circ\text{C}$
Stud Torque		15	in. lb.

### THERMAL CHARACTERISTICS


Characteristic	Symbol	Typ	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.5	2.5*	$^\circ\text{C/W}$
Thermal Resistance, Case to Ambient (See Fig. 11) 2N4183-98	$R_{\theta CA}$	50	—	$^\circ\text{C/W}$

- (1) Ratings apply for zero or negative gate voltage. Devices should not be tested for blocking capability in a manner such that the voltage applied exceeds the rated blocking voltage.  
(2) Devices should not be operated with a positive bias applied to the gate concurrently with a negative potential applied to the anode.

\*Indicates JEDEC Registered Data

### SILICON CONTROLLED RECTIFIERS


8-AMPERE RMS  
25 thru 600 VOLTS



DIM	MIN	MAX	MIN	MAX
A	—	11.10	—	0.431
B	—	7.87	—	0.310
C	1.78 TYP	—	0.070 TYP	—
D	2.29	2.75	0.090	0.110
E	10.72	11.48	0.422	0.452
F	—	10.76	—	0.420
G	15.48	—	0.610	—

NOTE:  
1. DIM "G" MEASURED AT CAN.

2N4167-74  
CASE 86-01



NOTES:  
1. DIM "G" MEASURED AT CAN.  
2. LEAD NO. 3  $\pm 15^\circ$  DISPLACEMENT.

DIM	MIN	MAX	MIN	MAX
A	10.92	—	0.430	—
B	8.90	—	0.350	—
C	5.97	—	0.235	—
D	0.76	0.86	0.030	0.034
E	4.97	5.32	0.190	0.210
F	7.79	7.75	0.090	0.110
G	33.51	—	1.300	—
H	31.50 TYP	—	1.240 TYP	—
I	1.85	1.91	0.085	0.075
J	1.63	2.68	0.135	0.145
K	4.97	5.08	0.180	0.200
L	30.48	—	1.20	—

2N4183-90  
CASE 87L-01

2.3

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Forward Blocking Current ( $V_D = \text{Rated } V_{DRM}$ @ $T_J = 100^\circ\text{C}$ , gate open)	$I_{DRM}$	—	—	2.0	mA
*Peak Reverse Blocking Current ( $V_R = \text{Rated } V_{RRM}$ @ $T_J = 100^\circ\text{C}$ , gate open)	$I_{RRM}$	—	—	2.0	mA
Gate Trigger Current (Continuous dc) (1) ( $V_D = 7.0 \text{ Vdc}$ , $R_L = 100 \Omega$ ) *( $V_D = 7.0 \text{ Vdc}$ , $R_L = 100 \Omega$ , $T_C = -40^\circ\text{C}$ )	$I_{GT}$	—	10	30 60	mA
Gate Trigger Voltage (Continuous dc) ( $V_D = 7.0 \text{ Vdc}$ , $R_L = 100 \Omega$ ) *( $V_D = 7.0 \text{ Vdc}$ , $R_L = 100 \Omega$ , $T_C = -40^\circ\text{C}$ ) *( $V_D = 7.0 \text{ Vdc}$ , $R_L = 100 \Omega$ , $T_J = 100^\circ\text{C}$ )	$V_{GT}$	— 0.2	0.75 —	1.5 2.5 —	Volts
*Forward "On" Voltage (pulsed, 1.0 ms max, duty cycle $\leq 1\%$ ) ( $I_{TM} = 15.7 \text{ A}$ )	$V_{TM}$	—	1.4	2.0	Volts
Holding Current ( $V_D = 7.0 \text{ Vdc}$ , gate open) *( $V_D = 7.0 \text{ Vdc}$ , gate open, $T_C = -40^\circ\text{C}$ )	$I_H$	—	10	30 60	mA
Turn-On Time ( $t_d + t_r$ ) ( $I_G = 20 \text{ mAdc}$ , $I_F = 5.0 \text{ Adc}$ , $V_D = \text{Rated } V_{DRM}$ )	$t_{on}$	—	1.0	—	$\mu\text{s}$
Turn-Off Time ( $I_F = 5.0 \text{ Adc}$ , $I_R = 5.0 \text{ Adc}$ ) ( $I_F = 5.0 \text{ Adc}$ , $I_R = 5.0 \text{ Adc}$ , $T_J = 100^\circ\text{C}$ , $V_D = \text{Rated } V_{DRM}$ ) ( $dv/dt = 30 \text{ V}/\mu\text{s}$ )	$t_{off}$	—	15 25	— —	$\mu\text{s}$
Forward Voltage Application Rate (Exponential) (Gate open, $T_J = 100^\circ\text{C}$ , $V_D = \text{Rated } V_{DRM}$ )	$dv/dt$	—	50	—	$\text{V}/\mu\text{s}$

(1) For optimum operation, i.e. faster turn-on, lower switching losses, best  $di/dt$  capability, recommended  $I_{GT} = 200 \text{ mA}$  minimum.

\*Indicates JEDEC Registered Data

## TYPICAL TRIGGER CHARACTERISTICS

FIGURE 1 — PULSE CURRENT TRIGGERING





FIGURE 2 — CAPACITIVE DISCHARGE TRIGGERING



CURRENT DERATING

FIGURE 3 – MAXIMUM CASE TEMPERATURE




FIGURE 4 – MAXIMUM AMBIENT TEMPERATURE




FIGURE 5 – POWER DISSIPATION




FIGURE 6 – MAXIMUM SURGE CAPABILITY




FIGURE 7 – THERMAL RESPONSE




FIGURE 8 – FORWARD VOLTAGE




FIGURE 9 – HOLDING CURRENT




FIGURE 10 – TYPICAL THERMAL RESISTANCE OF PLATES





FIGURE 11 – CASE-TO-AMBIENT THERMAL RESISTANCE





# MOTOROLA

# 2N4199 thru 2N4204

## Designers Data Sheet

### REVERSE BLOCKING TRIODE THYRISTOR

... fast switching, high-voltage Thyristors especially designed for pulse modulator applications in radar and other similar equipment.

- Guaranteed Limits on All Critical Parameters
- High-Voltage:  $V_{DRM} = 300$  to  $800$  Volts
- Maximum Turn-On Times Specified —  $300$  to  $400$  ns
- Repetitive Pulse Current to  $100$  Amperes
- Stable Switching Characteristics Over an Operating Temperature Range From  $-65$  to  $+105^{\circ}\text{C}$
- Pulse Repetition Rates as High as  $20,000$  pps
- Jan Versions Available

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Reverse Blocking Voltage (1) ( $T_J = 105^{\circ}\text{C}$ )	$V_{RRM}$	50	Volts
*Peak Forward Blocking Voltage (1) 2N4199 ( $T_C = 105^{\circ}\text{C}$ )	$V_{DRM}$	300	Volts
2N4200		400	
2N4201		500	
2N4202		600	
2N4203		700	
2N4204		800	
Repetitive Peak On-State Current ( $P_W = 3.0 \mu\text{s}$ , Duty Cycle = $0.6\%$ , $T_C = 85^{\circ}\text{C}$ )	$I_{TRM}$	100	Amp
Continuous On-State Current ( $T_C = 65^{\circ}\text{C}$ )	$I_T$	5.0	Amp
Current Application Rate (2)	$di/dt$	5000	A/ $\mu\text{s}$
Peak Forward Gate Power	$P_{GFM}$	20	Watts
Average Forward Gate Power	$P_{GF(AV)}$	1	Watt
Peak Forward Gate Current	$I_{GFM}$	5.0	Amp
Peak Gate Voltage — Forward	$V_{GFM}$	10	Volts
Reverse (3)	$V_{GRM}$	10	
Operating Junction Temperature Range	$T_J$		$^{\circ}\text{C}$
Blocking State		$-65$ to $+105$	
Conducting State		$-65$ to $+200$	
Storage Temperature Range	$T_{stg}$	$-65$ to $+200$	$^{\circ}\text{C}$
Stud Torque	—	15	in. lb.

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
*Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.0	$^{\circ}\text{C}/\text{W}$

(1) Characterized for unilateral applications where reverse blocking capability is not important. Higher voltage units available upon request.  $V_{DRM}$  and  $V_{RRM}$  may be applied as a continuous dc voltage for zero or negative gate voltage but positive gate voltage must not be applied concurrently with a negative potential on the anode. When checking blocking capability, do not permit the applied voltage to exceed the rated voltage.

(2) Minimum Gate Trigger Pulse:  $I_G = 200$  mA,  $P_W = 1 \mu\text{s}$ ,  $t_r = 20$  ns.

(3) Do not reverse bias gate during forward conduction if anode current exceeds  $10$  amperes.

\*JEDEC Registered Data

### SILICON CONTROLLED RECTIFIERS

100 AMPERE PULSE  
300 thru 800 VOLTS


### Designers Data for "Worst Case" Conditions

The Designers Data Sheets permit the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

# 2.3



STYLE 1.  
PIN 1, CATHODE  
2, GATE  
STUD — ANODE



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	12.57	12.83	0.495	0.505
B	10.77	11.10	0.424	0.437
C	—	10.80	—	0.425
D	3.94	4.70	0.155	0.185
E	—	3.56	—	0.140
J	10.16	11.51	0.400	0.453
K	—	21.72	—	0.855
L	—	17.78	—	0.700
N	—	7.11	—	0.280
Q	1.02	1.91	0.040	0.075

CASE 63-03



ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
*Peak Forward and Reverse Blocking Current (Rated $V_{DRM}$ and $V_{RRM}$ , $T_C = 105^\circ\text{C}$ , gate open)	17	$I_{DRM}$ $I_{RRM}$	— —	2.0 2.0	mA
Gate Trigger Current (Continuous dc) (Anode Voltage = 7.0 Vdc, $R_L = 100$ ohms, $T_C = 25^\circ\text{C}$ ) * (Anode Voltage = 7.0 Vdc, $R_L = 100$ ohms, $T_C = -65^\circ\text{C}$ )	14	$I_{GT}$	— —	50 100	mA
Gate Trigger Voltage (Continuous dc) * (Anode Voltage = rated $V_{DRM}$ , $R_L = 100$ ohms, $T_C = 105^\circ\text{C}$ ) (Anode Voltage = 7.0 Vdc, $R_L = 100$ ohms, $T_C = 25^\circ\text{C}$ ) * (Anode Voltage = 7.0 Vdc, $R_L = 100$ ohms, $T_C = -65^\circ\text{C}$ )	12	$V_{GT}$	0.2 — —	— 1.5 2.0	Volts
*Holding Current (Anode Voltage = 7.0 Vdc, gate open, $T_C = 105^\circ\text{C}$ )	18	$I_H$	3.0	—	mA
*Forward "On" Voltage ( $I_{TM} = 5$ A dc, $PW = 1.0$ ms max, Duty cycle $\leq 1\%$ )	8	$V_{TM}$	2.6	—	Volts
*Dynamic Forward "On" Voltage (0.5 $\mu$ s after 50% decay point on dynamic forward voltage waveform.) Forward Current: 30 A pulse Gate Pulse: at 200 mA, $PW = 1.0$ $\mu$ s, $t_r = 20$ ns	7	$V_{TM}$	—	25	Volts
*Turn-On Time (2) $I_{TM} = 30$ A Delay Time Rise Time	1, 9 1, 11	$t_d$ $t_r$	— —	200 200 150 130 100	ns
*Pulse Turn-Off Time Test Conditions: PFN discharge; Forward Current = 30 A pulse; Reverse Current = 5.0 A, $T_C = 85^\circ\text{C}$ , $dv/dt = 250$ V/ $\mu$ s to Rated $V_{DRM}$ ; Reverse anode voltage during turn-off interval = 0 V; Reverse gate bias during turn-off interval = 6.0 V.	2, 13	$t_q$	—	20	$\mu$ s
*Forward Voltage Application Rate (Linear Rise of Voltage) ( $T_C = 105^\circ\text{C}$ , gate open, $V_D = \text{Rated } V_{DRM}$ )	16	$dv/dt$	250	—	V/ $\mu$ s

\* $V_{DRM}$  for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. When checking forward or reverse blocking capability, these devices should not be tested with a constant current source in a manner that the voltage applied exceeds the rated blocking voltage. Other voltage units available upon request.

## TEST CIRCUITS

FIGURE 1 — TURN-ON TIME





FIGURE 2 — TURN-OFF TIME



\*Two 1N4937 fast-recovery diodes in series each shunted by a 180 k $\Omega$  resistor.

FIGURE 3 — MAXIMUM ALLOWABLE FORWARD PULSE CURRENT




FIGURE 4 — DERATING USING NO SWITCHING LOSSES





FIGURE 5 — DERATING USING TYPICAL SWITCHING LOSSES



## DESIGN NOTE

## Use of Transient Thermal Resistance Data

A train of periodical power pulses can be represented by the model shown in Fig. A. Using the model and the device thermal response, the normalized effective transient thermal resistance of Fig. 6 was calculated for various duty cycles from:

$$r(t) = D + (1 - D) \cdot r(t_A + t_p) + r(t_A) - r(t_p)$$

To find  $\theta_{JC}(t)$  multiply the value obtained from Fig. 6 by the steady-state value  $\theta_{JC}(\infty)$ . Use 3°C/W for worst-case results; use 2°C/W for typical information.

## DESIGN EXAMPLE

A 2N4199 discharging a PFN, transient power pulse shown in Fig. C.

Conditions:  $V_{AK} = 150$  V.,  $I_{PK} = 44$  A.,  $f = 5000$  Hz.  
Determine:  $\Delta T$

Method 1: (See Fig. A)  $P_A t_A$  is chosen to have the same energy as the actual power pulse, i.e.: the area under the curves are equal.  $P_A$  equals the peak of the actual power pulse. At a pulse repetition frequency of 5000 Hz and

$T_A = 2.14 \mu s$  ( $D = 0.0107$ ); the reading on Fig. 6 is 0.039.  
 $\therefore \Delta T = r(t) R_{\theta JC}(\infty) P_A = (0.039) (3) (1000) = 120^\circ C$ .

Method 2: For a power waveform where the time of the peak power is short compared to the total transient, the foregoing method results in an overly large safety factor. A pulse model closer to the real case is shown in Fig. B. Using the transient thermal resistance information for  $D = 0$  in Fig. 6,  $\Delta T(t_A)$  and  $\Delta T(t_5)$  can be evaluated from

$$\Delta T(t_A) = \left[ \frac{P_1 [r(T_1) + (1 - D_1) \cdot r(T + T_1) + D - r(T)]}{P_2 [(1 - D_2) \cdot r(T) + D_2 - r(T - T_2)]} \right] R_{\theta JC}(\infty)$$

$$\Delta T(t_5) = \left[ \frac{P_1 [r(T_1 + T_2) + (1 - D_1) \cdot r(T + T_1 + T_2) - r(T + T_2) - r(T_2)] + P_2 [r(T_2) + (1 - D_2) \cdot r(T + T_2) + D_2 - r(T)]}{R_{\theta JC}(\infty)} \right]$$

The two results are compared; the one with higher value is taken for worst-case design. For the problem, values for the equivalent pulses of Fig. B are  $P_1 = 1000$  W,  $P_2 = 700$  W,  $T_1 = 1.05 \mu s$ ,  $T_2 = 1.55 \mu s$ ,  $D_1 = 5.25(10^{-3})$ ,  $D_2 = 7.75(10^{-3})$ .

(CONTINUED)

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
*Peak Forward and Reverse Blocking Current (Rated $V_{DRM}$ and $V_{RRM}$ , $T_C = 105^\circ\text{C}$ , gate open)	17	$I_{DRM}$ $I_{RRM}$	— —	2.0 2.0	mA
Gate Trigger Current (Continuous dc) * (Anode Voltage = 7.0 Vdc, $R_L = 100$ ohms, $T_C = 25^\circ\text{C}$ ) * (Anode Voltage = 7.0 Vdc, $R_L = 100$ ohms, $T_C = -65^\circ\text{C}$ )	14	$I_{GT}$	— —	50 100	mA
Gate Trigger Voltage (Continuous dc) * (Anode Voltage = rated $V_{DRM}$ , $R_L = 100$ ohms, $T_C = 105^\circ\text{C}$ ) * (Anode Voltage = 7.0 Vdc, $R_L = 100$ ohms, $T_C = 25^\circ\text{C}$ ) * (Anode Voltage = 7.0 Vdc, $R_L = 100$ ohms, $T_C = -65^\circ\text{C}$ )	12	$V_{GT}$	0.2 — —	— 1.5 2.0	Volts
*Holding Current (Anode Voltage = 7.0 Vdc, gate open, $T_C = 105^\circ\text{C}$ )	18	$I_H$	3.0	—	mA
*Forward "On" Voltage ( $I_{TM} = 5$ Adc, $PW = 1.0$ ms max, Duty cycle $\leq 1\%$ )	8	$V_{TM}$	2.6	—	Volts
*Dynamic Forward "On" Voltage (0.5 $\mu$ s after 50% decay point on dynamic forward voltage waveform.) Forward Current: 30 A pulse Gate Pulse: at 200 mA, $PW = 1.0$ $\mu$ s, $t_r = 20$ ns	7	$V_{TM}$	—	25	Volts
*Turn-On Time (2) $I_{TM} = 30$ A Delay Time Rise Time	1, 9 1, 11	$t_d$ $t_r$	— —	200 200 150 130 100	ns
*Pulse Turn-Off Time Test Conditions: PFN discharge; Forward Current = 30 A pulse; Reverse Current = 5.0 A, $T_C = 85^\circ\text{C}$ , $dv/dt = 250$ V/ $\mu$ s to Rated $V_{DRM}$ ; Reverse anode voltage during turn-off interval = 0 V; Reverse gate bias during turn-off interval = 6.0 V.	2, 13	$t_q$	—	20	$\mu$ s
*Forward Voltage Application Rate (Linear Rise of Voltage) ( $T_C = 105^\circ\text{C}$ , gate open, $V_D = \text{Rated } V_{DRM}$ )	16	$dv/dt$	250	—	V/ $\mu$ s

\* $V_{DRM}$  for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. When checking forward or reverse blocking capability, these devices should not be tested with a constant current source in a manner that the voltage applied exceeds the rated blocking voltage. Other voltage units available upon request.

## TEST CIRCUITS

FIGURE 1 — TURN-ON TIME





FIGURE 2 — TURN-OFF TIME



\*Two 1N4937 fast-recovery diodes in series each shunted by a 180 k $\Omega$  resistor.

FIGURE 3 — MAXIMUM ALLOWABLE FORWARD PULSE CURRENT




FIGURE 4 — DERATING USING NO SWITCHING LOSSES





FIGURE 5 — DERATING USING TYPICAL SWITCHING LOSSES



## DESIGN NOTE

## Use of Transient Thermal Resistance Data

A train of periodical power pulses can be represented by the model shown in Fig. A. Using the model and the device thermal response, the normalized effective transient thermal resistance of Fig. 6 was calculated for various duty cycles from:

$$r(t) = D + (1 - D) \cdot r(t_A + t_p) + r(t_A) - r(t_p)$$

To find  $\theta_{JC}(t)$  multiply the value obtained from Fig. 6 by the steady-state value  $\theta_{JC}(\infty)$ . Use 3°C/W for worst-case results; use 2°C/W for typical information.

## DESIGN EXAMPLE

A 2N4199 discharging a PFN, transient power pulse shown in Fig. C.

Conditions:  $V_{AK} = 150$  V.,  $I_{PK} = 44$  A.,  $f = 5000$  Hz.  
Determine:  $\Delta T$

Method 1: (See Fig. A)  $P_A t_A$  is chosen to have the same energy as the actual power pulse, i.e.: the area under the curves are equal.  $P_A$  equals the peak of the actual power pulse. At a pulse repetition frequency of 5000 Hz and

$T_A = 2.14 \mu s$  ( $D = 0.0107$ ); the reading on Fig. 6 is 0.039.  
 $\therefore \Delta T = r(t) R_{\theta JC}(\infty) P_A = (0.039) (3) (1000) = 120^\circ C$ .


Method 2: For a power waveform where the time of the peak power is short compared to the total transient, the foregoing method results in an overly large safety factor. A pulse model closer to the real case is shown in Fig. B. Using the transient thermal resistance information from  $D = 0$  in Fig. 6,  $\Delta T(t_1)$  and  $\Delta T(t_2)$  can be evaluated from

$$\begin{aligned} \Delta T(t_1) &= [P_1 \{r(T_1) + (1 - D_1) \cdot r(T + T_1) + D - r(T)\} \\ &\quad + P_2 \{(1 - D_2) \cdot r(T) + D_2 - r(T - T_2)\}] R_{\theta JC}(\infty) \\ \Delta T(t_2) &= [P_1 \{r(T_1 + T_2) + (1 - D_1) \cdot r(T + T_1 + T_2) \\ &\quad - r(T + T_2) - r(T_2)\} + P_2 \{r(T_2) + (1 - D_2) \\ &\quad \cdot r(T + T_2) + D_2 - r(T)\}] R_{\theta JC}(\infty) \end{aligned}$$

The two results are compared; the one with higher value is taken for worst-case design. For the problem, values for the equivalent pulses of Fig. B are  $P_1 = 1000$  W,  $P_2 = 700$  W,  $T_1 = 1.05 \mu s$ ,  $T_2 = 1.55 \mu s$ ,  $D_1 = 5.25(10^{-3})$ ,  $D_2 = 7.75(10^{-3})$ .

(CONTINUED)

FIGURE 6 — NORMALIZED EFFECTIVE TRANSIENT THERMAL RESISTANCE



## FORWARD "ON" VOLTAGE DATA

FIGURE 7 — TYPICAL DYNAMIC FORWARD "ON" VOLTAGE





FIGURE 8 — MAXIMUM STEADY-STATE



## DESIGN NOTE CONTINUED

$$\Delta T(t_d) = [1000 [0.0205 + (1 - 5.25 \cdot 10^{-3}) 0.27 + 5.25 \cdot 10^{-3} - 0.27] + 700 [(1 - 7.75 \cdot 10^{-3}) 0.27 + 7.75 \cdot 10^{-3} - 0.27]] \cdot 3 = 93.51^\circ\text{C}$$

$$\Delta T(t_g) = [1000 [0.032 + (1 - 5.25 \cdot 10^{-3}) 0.27 + 5.25 \cdot 10^{-3} - 0.27 - 0.0205] + 700 [0.025 + (1 - 7.75 \cdot 10^{-3}) 0.27 + 7.75 \cdot 10^{-3} - 0.27]] \cdot 3 = 105.6^\circ\text{C}$$




FIGURE A — SIMPLE MODEL




FIGURE B — MORE ACCURATE MODEL




FIGURE C — AN ACTUAL TRANSIENT POWER PULSE



# SWITCHING CHARACTERISTICS

FIGURE 9 – DELAY TIME




FIGURE 11 – CURRENT RISE TIME





FIGURE 13 – TYPICAL TURN-OFF TIME



# TRIGGERING CHARACTERISTICS

FIGURE 10 – TYPICAL PULSE TRIGGER CHARGE/CURRENT




FIGURE 12 – DC GATE TRIGGER VOLTAGE




FIGURE 14 – DC GATE TRIGGER CURRENT






FIGURE 15 – TYPICAL BLOCKING VOLTAGE DERATING




FIGURE 16 – TYPICAL LINEAR  $dv/dt$  CAPABILITY


FIGURE 17 – FORWARD BLOCKING CURRENT




FIGURE 18 – HOLDING CURRENT




FIGURE 19 – TYPICAL ANODE-TO-CATHODE CAPACITANCE





FIGURE 20 – TYPICAL GATE-TO-CATHODE CAPACITANCE





# MOTOROLA

# 2N4212 thru 2N4216

## REVERSE BLOCKING TRIODE THYRISTOR

... all-diffused PNP devices designed for operation in mA/ $\mu$ A signal or detection circuits.

- Low-Level Gate Characteristics —  
 $I_{GT} = 100 \mu A$  Max @  $25^{\circ}C$
- Low Holding Current —  $I_{HX} = 3.0$  mA Max @  $25^{\circ}C$
- Anode Common To Case
- Glass-to-Metal Bond for Maximum Hermetic Seal

## SILICON CONTROLLED RECTIFIERS

PNPN

1.6 AMPERES RMS  
25–200 VOLTS




# 2.3

### \*MAXIMUM RATINGS ( $T_J = 125^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Rating	Unit
Peak Repetitive Forward and Reverse Blocking Voltage	$V_{DRM}$ or $V_{RRM}$	25 50 100 150 200	Volt
Forward Current RMS (All Conduction Angles)	$I_T(RMS)$	1.6	Amp
Peak Surge Current (One Cycle, 60 Hz) No Repetition until Thermal Equilibrium is Restored	$I_{TSM}$	15	Amp
Peak Gate Power — Forward	$P_{GFM}$	0.1	Watt
Average Gate Power — Forward	$P_{GF(AV)}$	0.01	Watt
Peak Gate Current — Forward	$I_{GFM}$	0.1	Amp
Peak Gate Voltage — Forward	$V_{GFM}$	6.0	Volt
Reverse	$V_{GRM}$	6.0	Volt
Operating Junction Temperature Range	$T_J$	-65 to +125	$^{\circ}C$
Storage Temperature Range	$T_{stg}$	-65 to +150	$^{\circ}C$
Lead Solder Temperature (> 1/16.. from case, 10 sec. max)	—	+230	$^{\circ}C$

\*JEDEC Registered Values.



STYLE 3:  
PIN 1. CATHODE  
2. GATE  
3. ANODE (CONNECTED TO CASE)

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.89	9.40	0.350	0.370
B	8.00	8.51	0.315	0.335
C	6.10	6.50	0.240	0.260
D	0.406	0.533	0.016	0.021
E	0.229	3.18	0.009	0.125
F	0.406	0.483	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.711	0.864	0.028	0.034
J	0.737	1.02	0.029	0.040
K	12.70	—	0.500	—
L	6.35	—	0.250	—
M	45 $^{\circ}$	NOM	45 $^{\circ}$	NOM
P	—	1.27	—	0.050
Q	90 $^{\circ}$	NOM	90 $^{\circ}$	NOM
R	2.54	—	0.100	—

ALL JEDEC dimensions and notes apply.

CASE 79-02  
TO -39

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted,  $R_{GK} = 1000\text{ ohms}$ )

Characteristics	Symbol	Min	Max	Unit
*Peak Forward and Reverse Blocking Current (Rated $V_{DRM}$ and $V_{RRM}$ , $T_J = 125^\circ\text{C}$ )	$I_{DRM}$ or $I_{RRM}$	—	200	$\mu\text{A}$
*Forward "On" Voltage ( $I_{TM} = 1.0\text{ Adc peak}$ )	$V_{TM}$	—	1.5	Volt
Gate Trigger Current (Note 2) ( $V_D = 7.0\text{ V}$ , $R_L = 100\text{ ohms}$ ) ( $T_C = 25^\circ\text{C}$ ) ( $T_C = -65^\circ\text{C}$ )	$I_{GT}$	— —	100 300	$\mu\text{Adc}$
Gate Trigger Voltage ( $V_D = 7.0\text{ V}$ , $R_L = 100\text{ ohms}$ , $T_C = 25^\circ\text{C}$ ) * ( $V_D = 7.0\text{ V}$ , $R_L = 100\text{ ohms}$ , $T_C = -65^\circ\text{C}$ ) * ( $V_D = \text{Rated } V_{DRM}$ , $R_L = 100\text{ ohms}$ , $T_J = 125^\circ\text{C}$ )	$V_{GT}$	— — 0.1	0.8 1.0 —	Volt
Holding Current ( $V_D = 7.0\text{ V}$ ) $T_C = 25^\circ\text{C}$ * $T_C = -65^\circ\text{C}$	$I_{HX}$	—	3.0 7.0	mA
Turn-On Time	$t_{on}$	Circuit dependent, consult manufacturer		
Turn-Off Time	$t_{off}$			

## \* JEDEC Registered Values

Notes: 1.  $V_{DRM}$  and  $V_{RRM}$  can be applied for all types on a continuous dc basis without incurring damage.

2.  $R_{GK}$  current is not included in measurement.

Thyristor devices shall not be tested with a constant current source for forward or reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.

Thyristor devices shall not have a positive bias applied to the gate concurrently with a negative potential applied to the anode.

FIGURE 1 — CASE TEMPERATURE vs CURRENT





FIGURE 2 — AMBIENT TEMPERATURE vs CURRENT





# MOTOROLA

# 2N4441 thru 2N4444



## REVERSE BLOCKING TRIODE THYRISTORS

... designed for high-volume consumer phase-control applications such as motor speed, temperature, and light controls and for switching applications in ignition and starting systems, voltage regulators, vending machines, and lamp drivers requiring:

- Small, Rugged, Thermopad Construction — for Low Thermal Resistance, High Heat Dissipation, and Durability.
- Practical Level Triggering and Holding Characteristics @ 25°C  
 $I_{GT} = 7.0 \text{ mA (Typ)}$   
 $I_H = 6.0 \text{ mA (Typ)}$
- Low "On" Voltage —  $V_{TM} = 1.0 \text{ Volt (Typ)}$  @ 5.0 Amp @ 25°C
- High Surge Current Rating —  $I_{TSM} = 80 \text{ Amp}$

## MAXIMUM RATING ( $T_J = 100^\circ\text{C}$ unless otherwise noted.)

Rating	Symbol	Value	Unit
Peak Repetitive Forward and Reverse Blocking Voltage (Note 1) 2N4441	$V_{DRM}$	50	Volts
2N4442	$V_{RRM}$	200	
2N4443		400	
2N4444		600	
*Non-Repetitive Peak Reverse Blocking Voltage ( $t = 5.0 \text{ ms (max)}$ duration)	$V_{RSM}$	75	Volts
2N4441		300	
2N4442		500	
2N4443		700	
*RMS On-State Current (All Conduction Angles)	$I_T(\text{RMS})$	8.0	Amp
Average On-State Current, $T_C = 73^\circ\text{C}$	$I_T(\text{AV})$	5.1	Amp
*Peak Non-Repetitive Surge Current (1/2 cycle, 60 Hz preceded and followed by rated current and voltage)	$I_{TSM}$	80	Amp
Circuit Fusing ( $T_J = -40$ to $+100^\circ\text{C}$ ; $t = 1.0$ to $8.3 \text{ ms}$ )	$I^2t$	25	$\text{A}^2\text{s}$
*Peak Gate Power	$P_{GM}$	5.0	Watts
*Average Gate Power	$P_G(\text{AV})$	0.5	Watt
*Peak Forward Gate Current	$I_{GM}$	2.0	Amp
*Peak Reverse Gate Voltage	$V_{RGM}$	10	Volts
*Operating Junction Temperature Range	$T_J$	-40 to +100	$^\circ\text{C}$
*Storage Temperature Range	$T_{stg}$	-40 to +150	$^\circ\text{C}$
Mounting Torque (6-32 screw) (Note 2)	—	8.0	in. lb.

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Typ	Max	Unit
*Thermal Resistance, Junction to Case	$R_{\theta JC}$	—	2.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	40	—	$^\circ\text{C/W}$
*Indicates JEDEC Registered Data.				


Notes 1, 2, See page 2

## SILICON CONTROLLED RECTIFIERS

8.0 AMPERES RMS  
50 thru 600 VOLTS



# 2.3



STYLE 1:  
PIN 1. CATHODE  
2. ANODE  
3. GATE

### NOTES:

- DIM "D" UNCONTROLLED IN ZONE "H"
- DIM "F" DIA THRU
- HEAT SINK CONTACT AREA (BOTTOM)
- LEADS WITHIN 0.005" RAD OF TRUE POSITION (TP) AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22	89C	0.166	89C
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	96 TYP			
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255
V	2.03	—	0.080	—

CASE 90-05

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Current ( $V_D = \text{Rated } V_{DRM}, T_J = 100^\circ\text{C}, \text{gate open}$ )	$I_{DRM}$	—	—	2.0	mA
Peak Reverse Blocking Current ( $V_D = \text{Rated } V_{RRM}, T_J = 100^\circ\text{C}, \text{gate open}$ )	$I_{RRM}$	—	—	2.0	mA
Gate Trigger Current (Continuous dc) ( $V_D = 7.0 \text{ Vdc}, R_L = 100 \text{ Ohms}$ ) $T_C = 25^\circ\text{C}$ * $T_C = -40^\circ\text{C}$	$I_{GT}$	—	7.0	30 60	mA
Gate Trigger Voltage (Continuous dc) ( $V_D = 7.0 \text{ Vdc}, R_L = 100 \text{ Ohms}$ ) $T_C = 25^\circ\text{C}$ ( $V_D = 7.0 \text{ Vdc}, R_L = 100 \text{ Ohms}$ ) $T_C = -40^\circ\text{C}$ ( $V_D = \text{Rated } V_{DRM}, R_L = 100 \text{ Ohms}$ ) $T_J = 100^\circ\text{C}$	$V_{GT}$	— — 0.2	0.75 — —	1.5 2.5 —	Volts
Peak On-State Voltage (Pulse Width = 1.0 to 2.0 ms, Duty Cycle $\leq 2.0\%$ ) ( $I_{TM} = 5.0 \text{ A peak}$ ) * ( $I_{TM} = 15.7 \text{ A peak}$ )	$V_{TM}$	— —	1.0 —	1.5 2.0	Volts
Holding Current ( $V_D = 7.0 \text{ Vdc}, \text{gate open}$ ) $T_C = 25^\circ\text{C}$ * $T_C = -40^\circ\text{C}$	$I_H$	— —	6.0 —	40 70	mA
Gate Controlled Turn-On Time ( $I_{TM} = 5.0 \text{ A}, I_{GT} = 20 \text{ mA}, V_D = \text{Rated } V_{DRM}$ )	$t_{gt}$	—	1.0	—	$\mu\text{s}$
Circuit Commutated Turn-Off Time ( $I_{TM} = 5.0 \text{ A}, I_R = 5.0 \text{ A}$ ) ( $I_{TM} = 5.0 \text{ A}, I_R = 5.0 \text{ A}, T_J = 100^\circ\text{C}$ )	$t_q$	— —	15 20	— —	$\mu\text{s}$
Critical Rate of Rise of Off-State Voltage ( $V_D = \text{Rated } V_{DRM}$ , Exponential Waveform, $T_J = 100^\circ\text{C}$ , Gate Open)	$dv/dt$	—	50	—	$\text{V}/\mu\text{s}$

\*Indicates JEDEC Registered Data

Note 1. Ratings apply for zero or negative gate voltage but positive gate voltage shall not be applied concurrently with a negative potential on the anode. When checking forward or reverse blocking capability, thyristor devices should not be tested with a constant current source in a manner that the voltage applied exceeds the rated blocking voltage.

Note 2. Torque rating applies with use of torque washer (Shake-proof WD19522 #6 or equivalent). Mounting torque in excess of 8 in. lbs. does not appreciably lower case-to-sink thermal resistance. Anode lead and heatsink contact pad are common.

For soldering purposes (either terminal connection or device mounting), soldering temperatures shall not exceed  $+225^\circ\text{C}$ .

FIGURE 1 - ON-STATE CHARACTERISTICS




FIGURE 2 - MAXIMUM ON-STATE POWER DISSIPATION




FIGURE 3 - AVERAGE CURRENT DERATING




FIGURE 4 - THERMAL RESPONSE






FIGURE 5 – MAXIMUM NON-REPETITIVE SURGE CURRENT




FIGURE 6 – TYPICAL HOLDING CURRENT




FIGURE 7 – TYPICAL GATE TRIGGER CURRENT





FIGURE 8 – TYPICAL GATE TRIGGER VOLTAGE





**MOTOROLA**

**2N4851  
thru  
2N4853**



### SILICON UNIJUNCTION TRANSISTOR

... designed for pulse and timing circuits, sensing circuits, and thyristor trigger circuits.

- Low Peak-Point Current —  $I_p = 0.4 \mu\text{A}$  Max
- Low Emitter Reverse Current —  $I_{EO} = 50 \text{ nA}$  Max
- Fast Switching

**\*MAXIMUM RATINGS** ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Rating	Symbol	Value	Unit
RMS Power Dissipation (1)	$P_D$	300	mW
RMS Emitter Current	$I_E$	50	mA
Peak-Pulse Emitter Current (2)	$I_{EP}$	1.5	Amp
Emitter Reverse Voltage	$V_{B2E}$	30	Volts
Interbase Voltage (3)	$V_{B2B1}$	35	Volts
Operating Junction Temperature Range	$T_J$	-65 to +125	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-65 to +200	$^\circ\text{C}$


\*Indicates JEDEC Registered Data

(1) Derate 3.0 mW/ $^\circ\text{C}$  increase in ambient temperature


(2) Duty cycle  $\leq 1\%$ , PRR = (see figure 6)

(3) Based upon power dissipation at  $T_A = 25^\circ\text{C}$

**FIGURE 1 — UNIJUNCTION TRANSISTOR SYMBOL AND NOMENCLATURE**




**FIGURE 2 — STATIC EMITTER CHARACTERISTICS CURVES**



### PN UNIJUNCTION TRANSISTORS




**2.3**



NOTE:  
1. PIN 3 CONNECTED TO CASE.

STYLE 1:  
PIN 1, EMITTER  
2, BASE 1  
3, BASE 2



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.31	5.84	0.209	0.230
B	4.52	4.95	0.178	0.195
C	4.32	5.33	0.170	0.210
D	0.41	0.48	0.016	0.019
G	2.54 TYP		0.100 TYP	
H	0.91	1.17	0.036	0.046
J	0.71	1.22	0.028	0.048
K	12.70	—	0.500	—
M	45.0 TYP		45.0 TYP	
N	1.27 TYP		0.050 TYP	

**CASE 22A - 01**  
(TO-18 Except for Lead Position)

ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Rating	Figure No.	Symbol	Min	Typ	Max	Unit
*Intrinsic Standoff Ratio (1) ( $V_{B2B1} = 10\text{ V}$ )	4, 8	$\eta$	0.56 0.70	—	0.75 0.85	—
*Interbase Resistance ( $V_{B2B1} = 3.0\text{ V}$ , $I_E = 0$ )	11, 12	$r_{BB}$	4.7	—	9.1	k ohms
*Interbase Resistance Temperature Coefficient ( $V_{B2B1} = 3.0\text{ V}$ , $I_E = 0$ , $T_A = -65$ to $+125^\circ\text{C}$ )	12	$\alpha_{BB}$	0.2	—	0.8	%/ $^\circ\text{C}$
Emitter Saturation Voltage (2) ( $V_{B2B1} = 10\text{ V}$ , $I_E = 50\text{ mA}$ )		$V_{EB1(\text{sat})}$	—	2.5	—	Volts
Modulated Interbase Current ( $V_{B2B1} = 10\text{ V}$ , $I_E = 50\text{ mA}$ )		$I_{B2(\text{mod})}$	—	15	—	mA
*Emitter Reverse Current ( $V_{B2E} = 30\text{ V}$ , $I_{B1} = 0$ )	7	$I_{EB20}$	—	—	0.1 0.05	$\mu\text{A}$
*Peak-Point Emitter Current ( $V_{B2B1} = 25\text{ V}$ )	9, 10	$I_p$	—	—	2.0 0.4	$\mu\text{A}$
*Valley-Point Current (2) ( $V_{B2B1} = 20\text{ V}$ , $R_{B2} = 100\text{ ohms}$ )	13, 14	$I_V$	2.0 4.0 6.0	—	—	mA
*Base-One Peak Pulse Voltage	3, 17	$V_{OB1}$	3.0 5.0 6.0	—	—	Volts
*Maximum Frequency of Oscillation	5	$f_{(\text{max})}$	—	1.25	—	MHz

\*Indicates JEDEC Registered Data.

(1)  $\eta$ , Intrinsic standoff ratio, is defined in terms of the peak-point voltage,  $V_p$ , by means of the equation:  $V_p = \eta V_{B2B1} + V_F$ , where  $V_F$  is about 0.49 volt at  $25^\circ\text{C}$  @  $I_F = 10\text{ }\mu\text{A}$  and decreases with temperature at about  $2.5\text{ mV}/^\circ\text{C}$ . The test circuit is shown in Figure 4. Components  $R_1$ ,  $C_1$ , and the UJT form a relaxation oscillator; the remaining circuitry serves as a peak-voltage detector. The forward drop of Diode  $D_1$  compensates for  $V_F$ . To use, the "cal" button is pushed, and  $R_3$  is adjusted to make the current meter,  $M_1$ , read full scale. When the "cal" button is released, the value of  $\eta$  is read directly from the meter, if full scale on the meter reads 1.0.

(2) Use pulse techniques:  $PW \approx 300\text{ }\mu\text{s}$ , duty cycle  $\leq 2.0\%$  to avoid internal heating, which may result in erroneous readings.

FIGURE 3 —  $V_{OB1}$  TEST CIRCUIT




FIGURE 4 —  $\eta$  TEST CIRCUIT




FIGURE 5 —  $f_{(\text{max})}$  TEST CIRCUIT





FIGURE 6 — PRR TEST CIRCUIT AND WAVEFORM



## TYPICAL CHARACTERISTICS

FIGURE 7 – EMITTER REVERSE CURRENT





FIGURE 8 – INTRINSIC STANDOFF RATIO



## PEAK POINT CURRENT

FIGURE 9 – EFFECT OF VOLTAGE





FIGURE 10 – EFFECT OF TEMPERATURE



## INTERBASE RESISTANCE

FIGURE 11 – EFFECT OF VOLTAGE





FIGURE 12 – EFFECT OF TEMPERATURE



## TYPICAL CHARACTERISTICS

## VALLEY CURRENT

FIGURE 13 – EFFECT OF VOLTAGE





FIGURE 14 – EFFECT OF TEMPERATURE



## VALLEY VOLTAGE

FIGURE 15 – EFFECT OF VOLTAGE




FIGURE 16 – EFFECT OF TEMPERATURE





FIGURE 17 – OUTPUT VOLTAGE





**MOTOROLA**

**2N4870**  
**2N4871**




# **SILICON UNIJUNCTION TRANSISTORS**

...designed for pulse and timing circuits, sensing circuits, and thyristor trigger circuits. These devices feature:

- Low Peak Point Current – 1.0  $\mu$ A Typical
- Low Emitter Reverse Current – 5.0 nA Typical
- Passivated Surface for Reliability and Uniformity
- One-Piece Injection-Molded Unibloc<sup>†</sup> Plastic Package for Economy and Reliability
- High  $\eta$  for greater bandwidth.

## **PN UNIJUNCTION TRANSISTORS**



**2.3**

### **MAXIMUM RATINGS** ( $T_A = 25^\circ$ unless otherwise noted)


Rating	Symbol	Value	Unit
RMS Power Dissipation*	$P_D^*$	300	mW
RMS Emitter Current	$I_E$	50	mA
Peak-Pulse Emitter Current**	$I_{E^{**}}$	1.5	Amp
Emitter Reverse Voltage	$V_{B2E}$	30	Volts
Interbase Voltage†	$V_{B2B1}^\dagger$	35	Volts
Operating Junction Temperature Range	$T_J$	-55 to +125	$^\circ$ C
Storage Temperature Range	$T_{stg}$	-55 to +150	$^\circ$ C

\*Derate 3.0 mW/ $^\circ$ C increase in ambient temperature.



\*\*Duty cycle  $\leq$  1%, PRR = 10 PPS (see Figure 5).

†Based upon power dissipation at  $T_A = 25^\circ$ C.

**FIGURE 1 – UNIJUNCTION TRANSISTOR SYMBOL AND NOMENCLATURE**



**FIGURE 2 – STATIC EMITTER CHARACTERISTICS CURVES**



STYLE 9  
PIN 1. BASE 1  
2. EMITTER  
3. BASE 2

DIM	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.14	1.40	0.045	0.055
H	—	2.54	—	0.100
J	2.41	2.67	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.03	2.92	0.080	0.115
P	2.52	—	0.115	—
R	3.43	—	0.135	—
S	0.36	0.41	0.014	0.016

All JEDEC dimensions and notes apply.

CASE 29-02



ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Typ	Max	Unit
Intrinsic Standoff Ratio* ( $V_{B2B1} = 10\text{ V}$ )	4, 7	$\eta^*$	0.56 0.70	—	0.75 0.85	—
Interbase Resistance ( $V_{B2B1} = 3.0\text{ V}$ , $I_E = 0$ )	10, 11	$R_{BB}$	4.0	6.0	9.1	k ohms
Interbase Resistance Temperature Coefficient ( $V_{B2B1} = 3.0\text{ V}$ , $I_E = 0$ , $T_A = -65$ to $+125^\circ\text{C}$ )	11	$\alpha R_{BB}$	0.10	—	0.90	%/ $^\circ\text{C}$
Emitter Saturation Voltage** ( $V_{B2B1} = 10\text{ V}$ , $I_E = 50\text{ mA}$ )		$V_{EB1}(\text{sat})^{**}$	—	2.5	—	Volts
Modulated Interbase Current ( $V_{B2B1} = 10\text{ V}$ , $I_E = 50\text{ mA}$ )		$I_{B2}(\text{mod})$	—	15	—	mA
Emitter Reverse Current ( $V_{B2E} = 30\text{ V}$ , $I_{B1} = 0$ )	6	$I_{EB2O}$	—	0.005	1.0	$\mu\text{A}$
Peak-Point Emitter Current ( $V_{B2B1} = 25\text{ V}$ )	8, 9	$I_P$	—	1.0	5.0	$\mu\text{A}$
Valley-Point Current** ( $V_{B2B1} = 20\text{ V}$ , $R_{B2} = 100\text{ ohms}$ )	12, 13	$I_V^{**}$	2.0 4.0	5.0 7.0	—	mA
Base-One Peak Pulse Voltage	2N4870 2N4871	$V_{OB1}$	3.0 5.0	6.0 8.0	—	Volts

\*  $\eta$ , Intrinsic standoff ratio, is defined in terms of the peak-point voltage,  $V_P$ , by means of the equation:  $V_P = \eta V_{B2B1} + V_F$ , where  $V_F$  is about 0.49 volt at  $25^\circ\text{C}$  @  $I_F = 10\text{ }\mu\text{A}$  and decreases with temperature at about  $2.5\text{ mV}/^\circ\text{C}$ . The test circuit is shown in Figure 4. Components  $R_1$ ,  $C_1$ , and the UJT form a relaxation oscillator; the remaining circuitry serves as a peak-voltage detector. The forward drop of Diode  $D_1$  compensates for  $V_R$ . To use, the "cal" button is pushed, and  $R_3$  is adjusted to make the current meter,  $M_1$ , read full scale. When the "cal" button is released, the value of  $\eta$  is read directly from the meter, if full scale on the meter reads 1.0.

\*\* Use pulse techniques:  $PW \approx 300\text{ }\mu\text{s}$ , duty cycle  $\leq 2.0\%$  to avoid internal heating, which may result in erroneous readings.




FIGURE 3 —  $V_{OB1}$  TEST CIRCUITFIGURE 4 —  $\eta$  TEST CIRCUIT

FIGURE 5 — PRR TEST CIRCUIT AND WAVEFORM



TYPICAL CHARACTERISTICS

FIGURE 6 – EMITTER REVERSE CURRENT





FIGURE 7 – INTRINSIC STANDOFF RATIO



PEAK POINT CURRENT

FIGURE 8 – EFFECT OF VOLTAGE





FIGURE 9 – EFFECT OF TEMPERATURE



INTERBASE RESISTANCE

FIGURE 10 – EFFECT OF VOLTAGE





FIGURE 11 – EFFECT OF TEMPERATURE



## TYPICAL CHARACTERISTICS

## VALLEY CURRENT

FIGURE 12 — EFFECT OF VOLTAGE





FIGURE 13 — EFFECT OF TEMPERATURE



## VALLEY VOLTAGE

FIGURE 14 — EFFECT OF VOLTAGE




FIGURE 15 — EFFECT OF TEMPERATURE





FIGURE 16 — OUTPUT VOLTAGE





**MOTOROLA**

**2N4948**

**2N4949**



### SILICON UNIJUNCTION TRANSISTORS

... designed for military and industrial use in pulse, timing, triggering, sensing, and oscillator circuits. The annular process provides low leakage current, fast switching and low peak-point currents as well as outstanding reliability and uniformity. Recommended usage includes:

- Silicon Controlled Rectifier Triggering Circuits — 2N4948
- Long-time Delay Circuits — 2N4949

### PN UNIJUNCTION TRANSISTORS



**2.3**

#### MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
RMS Power Dissipation*	$P_D$	360*	mW
RMS Emitter Current	$I_E$	50	mA
Peak Pulse Emitter Current**	$i_E$	1.0**	Amp
Emitter Reverse Voltage	$V_{B2E}$	30	Volts
Storage Temperature Range	$T_{stg}$	-65 to +200	$^\circ\text{C}$

\* Derate 2.4 mW/ $^\circ\text{C}$  increase in ambient temperature. Total power dissipation (available power to Emitter and Base-Two) must be limited by external circuitry. Interbase voltage ( $V_{B2B1}$ ) limited by power dissipation,  $V_{B2B1} = \sqrt{R_{BB} \cdot P_D}$ .


\*\* Capacitance discharge current must fall to 0.37 Amp within 3.0 ms and PRR  $\leq$  10 PPS.

NOTE:

1. PIN 3 CONNECTED TO CASE.

STYLE 1:

PIN 1. EMITTER  
2. BASE 1  
3. BASE 2



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.31	5.84	0.209	0.230
B	4.52	4.95	0.178	0.195
C	4.32	5.33	0.170	0.210
D	0.41	0.48	0.016	0.019
G	2.54 TYP		0.100 TYP	
H	0.91	1.17	0.036	0.046
J	0.71	1.22	0.028	0.048
K	12.70	—	0.500	—
M	45 $^\circ$ TYP		45 $^\circ$ TYP	
N	1.27 TYP		0.050 TYP	

CASE 22A-01

TO-18 PACKAGE

(Except for lead position)

ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Intrinsic Standoff Ratio ( $V_{B2B1} = 10\text{ V}$ ) Note 1	$\eta$	0.55 0.74	—	0.82 0.86	—
Interbase Resistance ( $V_{B2B1} = 3.0\text{ V}$ , $I_E = 0$ )	$R_{BB}$	4.0	7.0	12.0	k ohms
Interbase Resistance Temperature Coefficient ( $V_{B2B1} = 3.0\text{ V}$ , $I_E = 0$ , $T_A = -65^\circ\text{C}$ to $+100^\circ\text{C}$ )	$\alpha R_{BB}$	0.1	—	0.9	%/ $^\circ\text{C}$
Emitter Saturation Voltage ( $V_{B2B1} = 10\text{ V}$ , $I_E = 50\text{ mA}$ ) Note 2	$V_{EB1}(\text{sat})$	—	2.5	3.0	Volts
Modulated Interbase Current ( $V_{B2B1} = 10\text{ V}$ , $I_E = 50\text{ mA}$ )	$I_{B2}(\text{mod})$	12	15	—	mA
Emitter Reverse Current ( $V_{B2E} = 30\text{ V}$ , $I_{B1} = 0$ ) ( $V_{B2E} = 30\text{ V}$ , $I_{B1} = 0$ , $T_A = 125^\circ\text{C}$ )	$I_{EB20}$	— —	5.0 —	10 1.0	nA $\mu\text{A}$
Peak Point Emitter Current ( $V_{B2B1} = 25\text{ V}$ )	$I_P$	— —	0.6 0.6	2.0 1.0	$\mu\text{A}$
Valley Point Current ( $V_{B2B1} = 20\text{ V}$ , $R_{B2} = 100\text{ ohms}$ ) Note 2	$I_V$	2.0	4.0	—	mA
Base-One Peak Pulse Voltage (Note 3, Figure 3)	$V_{OB1}$	3.0 6.0	5.0 8.0	— —	Volts
Maximum Oscillation Frequency (Figure 4)	$f(\text{max})$	—	1.25	—	MHz

## NOTES

1. Intrinsic standoff ratio.

 $\eta$ , is defined by equation:

$$\eta = \frac{V_P - V_{EB1}}{V_{B2B1}}$$

Where  $V_P$  = Peak Point Emitter Voltage $V_{B2B1}$  = Interbase Voltage $V_{EB1}$  = Emitter to Base-One Junction Diode Drop( $\approx 0.45\text{ V} @ 10\text{ }\mu\text{A}$ )2. Use pulse techniques:  $PW \approx 300\text{ }\mu\text{s}$  duty cycle  $\leq 2\%$  to avoid internal heating due to interbase modulation which may result in erroneous readings.

3. Base-One Peak Pulse Voltage is measured in circuit of Figure 3. This specification is used to ensure minimum pulse amplitude for applications in SCR firing circuits and other types of pulse circuits.

FIGURE 1 — UNIJUNCTION TRANSISTOR SYMBOL AND NOMENCLATURE







FIGURE 2 — STATIC EMITTER CHARACTERISTICS CURVES

FIGURE 3 —  $V_{OB1}$  TEST CIRCUIT (Typical Relaxation Oscillator)FIGURE 4 —  $f(\text{max})$  MAXIMUM FREQUENCY TEST CIRCUIT

**MOTOROLA****2N5060  
thru  
2N5064****REVERSE BLOCKING TRIODE THYRISTORS**

... Annular PNP devices designed for high volume consumer applications such as relay and lamp drivers, small motor controls, gate drivers for larger thyristors, and sensing and detection circuits. Supplied in an inexpensive plastic TO-92 package which is readily adaptable for use in automatic insertion equipment.

- Sensitive Gate Trigger Current – 200  $\mu$ A Maximum
- Low Reverse and Forward Blocking Current – 50  $\mu$ A Maximum,  $T_C = 125^\circ\text{C}$
- Low Holding Current – 5.0 mA Maximum
- Passivated Surface for Reliability and Uniformity
- Also Available with TO-5 or TO-18 Lead Form

**MAXIMUM RATINGS<sup>(1)</sup>**

Rating	Symbol	Value	Unit
*Peak Repetitive Reverse Blocking Voltage (1) ( $R_{GK} = 1000$ ohms, $T_C = +125^\circ\text{C}$ )	$V_{DRM}$ $V_{RRM}$	30 60 100 150 200	Volts
On-State Current RMS (All Conduction Angles)	$I_T(\text{RMS})$	0.8	Amp
*Average On-State Current ( $T_C = 67^\circ\text{C}$ ) ( $T_C = 102^\circ\text{C}$ )	$I_T(\text{AV})$	0.51 0.255	Amp
*Peak Non-Repetitive Surge Current, $T_A = 25^\circ\text{C}$ (1/2 cycle, Sine Wave, 60 Hz)	$I_{TSM}$	10	Amp
Circuit Fusing Considerations, $T_A = 25^\circ\text{C}$ ( $t = 1.0$ to $8.3$ ms)	$I^2t$	0.15	$\text{A}^2\text{s}$
*Peak Gate Power, $T_A = 25^\circ\text{C}$	$P_{GM}$	0.1	Watt
*Average Gate Power, $T_A = 25^\circ\text{C}$	$P_{G(\text{AV})}$	0.01	Watt
*Peak Forward Gate Current, $T_A = 25^\circ\text{C}$ (300 $\mu\text{s}$ , 120 PPS)	$I_{FGM}$	1.0	Amp
*Peak Reverse Gate Voltage	$V_{RGM}$	5.0	Volts
*Operating Junction Temperature Range @ Rated $V_{RRM}$ and $V_{DRM}$	$T_J$	-65 to +125	$^\circ\text{C}$
*Storage Temperature Range	$T_{stg}$	-65 to +150	$^\circ\text{C}$
*Lead Solder Temperature (Lead Length $> 1/16"$ from case, 10 s Max)	—	+230*	$^\circ\text{C}$

**THERMAL CHARACTERISTICS**



Characteristic	Symbol	Max	Unit
*Thermal Resistance, Junction to Case (2)	$R_{\theta JC}$	75	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	200	$^\circ\text{C/W}$

- (1) Ratings apply for zero or negative gate voltage. Device ratings exclude having a positive bias applied to the gate concurrently with a negative potential on the anode. Devices should not be tested with a constant current source for forward or reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.
- (2) This measurement is made with the case mounted "flat side down" on a heat sink and held in position by means of a metal clamp over the curved surface.

\*Indicates JEDEC Registered Data.

**SILICON CONTROLLED RECTIFIERS**

**0.8 AMPERE RMS  
30 thru 200 VOLTS**

**2.3**

DIM	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
E	0.41	0.48	0.016	0.019
F	1.14	1.40	0.045	0.055
G	—	2.54	—	0.100
H	2.41	2.67	0.095	0.105
J	12.70	—	0.500	—
K	6.35	—	0.250	—
L	2.03	2.92	0.080	0.115
M	2.92	—	0.115	—
N	3.43	—	0.135	—
O	0.36	0.41	0.014	0.016

All JEDEC dimensions and notes apply.

**CASE 29-02  
TO-92**



ELECTRICAL CHARACTERISTICS (4) ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Forward Blocking Voltage (Note 1) ( $T_C = 125^\circ\text{C}$ , $R_{GK} = 1000\ \Omega$ )	$V_{DRM}$	30 60 100 150 200	— — — — —	— — — — —	Volts
*Peak Forward Blocking Current (Rated $V_{DRM}$ @ $T_C = 125^\circ\text{C}$ , $R_{GK} = 1000\ \Omega$ )	$I_{DRM}$	—	—	50	$\mu\text{A}$
*Peak Reverse Blocking Current (Rated $V_{RRM}$ @ $T_C = 125^\circ\text{C}$ , $R_{GK} = 1000\ \Omega$ )	$I_{RRM}$	—	—	50	$\mu\text{A}$
*Forward "On" Voltage (Note 2) ( $I_{TM} = 1.2\ \text{A}$ peak @ $T_A = 25^\circ\text{C}$ )	$V_{TM}$	—	—	1.7	Volts
Gate Trigger Current (Continuous dc) (Note 3) *(Anode Voltage = 7.0 Vdc, $R_L = 100\ \Omega$ , $R_{GK} = 1000\ \Omega$ )	$I_{GT}$	— —	— —	200 350	$\mu\text{A}$
Gate Trigger Voltage (Continuous dc) *(Anode Voltage = 7.0 Vdc, $R_L = 100\ \Omega$ ) (Anode Voltage = Rated $V_{DRM}$ , $R_L = 100\ \Omega$ )	$V_{GT}$ $V_{GD}$	— 0.1	— —	0.8 1.2 —	Volts
Holding Current *(Anode Voltage = 7.0 Vdc, initiating current = 20 mA)	$I_H$	— —	— —	5.0 10	mA
Turn-On Time Delay Time Rise Time ( $I_{GT} = 1.0\ \text{mA}$ , $R_{GK} = 1.0\ \Omega$ , $V_D = \text{Rated } V_{DRM}$ , Forward Current = 1.0 A, $di/dt = 6.0\ \text{A}/\mu\text{s}$ )	$t_d$ $t_r$	— —	3.0 0.2	— —	$\mu\text{s}$
Turn-Off Time (Forward Current = 1.0 A pulse, Pulse Width = 50 $\mu\text{s}$ , 0.1% Duty Cycle, $di/dt = 6.0\ \text{A}/\mu\text{s}$ , $dv/dt = 20\ \text{V}/\mu\text{s}$ , $I_{GT} = 1.0\ \text{mA}$ , $R_{GK} = 1.0\ \Omega$ )	$t_q$	—	10 30	— —	$\mu\text{s}$
Forward Voltage Application Rate (Rated $V_{DRM}$ , $R_{GK} = 1.0\ \Omega$ , Exponential)	$dv/dt$	—	30	—	$\text{V}/\mu\text{s}$

\*Indicates JEDEC Registered Data.

1.  $V_{DRM}$  and  $V_{RRM}$  for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage but positive gate voltage shall not be applied concurrently with a negative potential on the anode. When checking forward or reverse blocking capability, thyristor devices should not be tested with a constant current source in a manner that the voltage applied exceeds the rated blocking voltage.
2. Forward current applied for 1.0 ms maximum duration, duty cycle  $\leq 1.0\%$ .
3.  $R_{GK}$  current is not included in measurement.
4. For electrical characteristics for Gate-to-cathode resistance other than 1000 ohms see Motorola Bulletin EB-30.

## CURRENT DERATING

FIGURE 1 — MAXIMUM CASE TEMPERATURE




FIGURE 2 — MAXIMUM AMBIENT TEMPERATURE




FIGURE 3 – TYPICAL FORWARD VOLTAGE




FIGURE 4 – MAXIMUM NON-REPETITIVE SURGE CURRENT




FIGURE 5 – POWER DISSIPATION





FIGURE 6 – THERMAL RESPONSE



## TYPICAL CHARACTERISTICS

FIGURE 7 - GATE TRIGGER VOLTAGE




FIGURE 8 - GATE TRIGGER CURRENT




FIGURE 9 - HOLDING CURRENT





FIGURE 10 - CHARACTERISTICS AND SYMBOLS





# MOTOROLA

# 2N5164 thru 2N5171



## REVERSE BLOCKING TRIODE THYRISTOR

... designed for industrial and consumer applications such as power supplies, battery chargers, temperature, motor, light and welder controls.

- Supplied in Either Pressfit or Stud Package
- High Surge Current Rating —  $I_{TSM} = 240$  Amp
- Low On-State Voltage — 1.2 V (Typ) @  $I_{TM} = 20$  Amp
- Practical Level Triggering and Holding Characteristics — 40 mA (Max) and 50 mA (Max) @  $T_C = 25^\circ\text{C}$

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
* Peak Forward and * Repetitive Reverse Blocking Voltage (1), (2)	$V_{DRM}$ or $V_{RRM}$	50 200 400 600	Volts
* Non-repetitive Peak Reverse Blocking Voltage	$V_{RSM}$	75 300 500 700	Volts
On-State Current RMS	$I_T(RMS)$	20	Amp
Average On-State Current ( $T_C = 67^\circ\text{C}$ )	$I_T(AV)$	13	Amp
Circuit Fusing ( $T_J = -40$ to $+100^\circ\text{C}$ , $t \leq 8.3$ ms)	$I^2t$	235	$\text{A}^2\text{s}$
* Peak Non-Repetitive Surge Current (One cycle, 60 Hz, $T_J = -40$ to $+100^\circ\text{C}$ ) Preceded and followed by rated current and voltage.	$I_{TSM}$	240	Amp
* Peak Gate Power (Maximum Pulse Width = 10 $\mu\text{s}$ )	$P_{GM}$	5.0	Watts
* Average Gate Power	$P_{G(AV)}$	0.5	Watt
* Peak Forward Gate Current (Maximum Pulse Width = 10 $\mu\text{s}$ )	$I_{GM}$	2.0	Amp
Peak Gate Voltage	$V_{GM}$	10	Volts
* Operating Junction Temperature Range	$T_J$	-40 to +100	$^\circ\text{C}$
* Storage Temperature Range	$T_{stg}$	-40 to +150	$^\circ\text{C}$
Stud Torque		30	in. lb.

### THERMAL CHARACTERISTICS


Characteristic	Symbol	Typ	Max	Unit
* Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0 1.1	1.5 1.6	$^\circ\text{C/W}$

(1)  $V_{DRM}$  for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices should not be tested for blocking capability in a manner such that the voltage applied exceeds the rated blocking voltage.

(2) Devices should not be operated with a positive bias applied to the gate concurrent with a negative potential applied to the anode.


## SILICON CONTROLLED RECITIFIER

20 AMPERES RMS  
50 - 600 VOLTS



# 2.3


2N5164  
2N5165  
2N5166  
2N5167



DIM	MIN	MAX	MIN	MAX
A	12.73	12.83	0.501	0.505
B	4.06	4.16	0.160	0.165
C	2.18	2.41	0.085	0.095
D	1.52	1.78	0.060	0.070
E	7.62	8.89	0.300	0.350
F	26.67	27.14	1.050	1.069
G	11.93	12.19	0.470	0.480
H	1.40	2.16	0.055	0.085

### CASE 310-01

2N5168  
2N5169  
2N5170  
2N5171



DIM	MIN	MAX	MIN	MAX
A	15.34	15.80	0.604	0.614
B	14.00	14.20	0.551	0.558
C	26.67	26.93	1.050	1.060
D	3.43	4.08	0.135	0.160
E	7.62	8.89	0.300	0.350
F	11.93	12.19	0.470	0.480
G	15.75	17.02	0.620	0.670
H	1.42	1.88	0.050	0.075
I	1.40	2.16	0.055	0.085
J	1.85	2.16	0.073	0.085
K	12.73	12.83	0.501	0.505

### CASE 263-03

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
*Peak Forward Blocking Current ( $V_D = \text{Rated } V_{DRM}$ @ $T_J = 100^\circ\text{C}$ , gate open)	$I_{DRM}$	—	5.0	mA
*Peak Reverse Blocking Current ( $V_R = \text{Rated } V_{RRM}$ @ $T_J = 100^\circ\text{C}$ , gate open)	$I_{RRM}$	—	5.0	mA
Gate Trigger Current (Continuous dc) (2) ( $V_D = 7.0 \text{ Vdc}$ , $R_L = 100 \Omega$ ) *( $V_D = 7.0 \text{ Vdc}$ , $R_L = 100 \Omega$ , $T_C = -40^\circ\text{C}$ )	$I_{GT}$	— —	40 75	mA
Gate Trigger Voltage (Continuous dc) ( $V_D = 7.0 \text{ Vdc}$ , gate open) *( $V_D = 7.0 \text{ Vdc}$ , $R_L = 100 \Omega$ , $T_C = -40^\circ\text{C}$ ) *( $V_D = \text{Rated } V_{DRM}$ , $R_L = 100 \Omega$ , $T_J = 100^\circ\text{C}$ )	$V_{GT}$	— — 0.2	1.5 2.5 —	Volts
Peak On-State Voltage (Pulse Width = 1.0 ms max, duty cycle $\leq 1\%$ ) ( $I_{TM} = 20 \text{ A}$ ) *( $I_{TM} = 41 \text{ A}$ )	$V_{TM}$	— —	1.5 1.7	Volts
Holding Current ( $V_D = 7.0 \text{ Vdc}$ , gate open) *( $V_D = 7.0 \text{ Vdc}$ , gate open, $T_C = -40^\circ\text{C}$ )	$I_H$	— —	50 90	mA
Gate Controlled Turn-On Time ( $t_d + t_r$ ) ( $I_{TM} = 20 \text{ A}$ , $I_{GT} = 40 \text{ mAdc}$ , $V_D = \text{Rated } V_{DRM}$ )	$t_{gt}$	Typical 1.0		$\mu\text{s}$
Circuit Commutated Turn-Off Time ( $I_{TM} = 10 \text{ A}$ , $I_R = 10 \text{ A}$ ) ( $I_{TM} = 10 \text{ A}$ , $I_R = 10 \text{ A}$ , $T_J = 100^\circ\text{C}$ ) ( $V_D = V_{DRM} = \text{rated voltage}$ ) ( $dv/dt = 30 \text{ V}/\mu\text{s}$ )	$t_q$	20 30		$\mu\text{s}$
Critical Rate of Rise of Off-State Voltage ( $V_D = \text{Rated } V_{DRM}$ , Exponential Wave Form, Gate open, $T_J = 100^\circ\text{C}$ )	$dv/dt$	50		$\text{V}/\mu\text{s}$

\*Indicates JEDEC registered data.

## EFFECT OF TEMPERATURE UPON TYPICAL TRIGGER CHARACTERISTICS

FIGURE 1 — GATE TRIGGER CURRENT





FIGURE 2 — GATE TRIGGER VOLTAGE



## MAXIMUM ALLOWABLE NON-REPETITIVE SURGE CURRENT

FIGURE 3 - 60 Hz SURGES




FIGURE 4 - SUB-CYCLE SURGES




FIGURE 5 - GATE TRIGGER CHARACTERISTICS





FIGURE 6 - EFFECT OF TEMPERATURE ON TYPICAL HOLDING CURRENT





# DERATING AND DISSIPATION FOR RESISTIVE AND INDUCTIVE LOADS ( $f = 60$ to 400 Hz, SINE WAVE)

FIGURE 7 — AVERAGE CURRENT DERATING




FIGURE 8 — ON-STATE POWER DISSIPATION




FIGURE 9 — ON-STATE CHARACTERISTICS




FIGURE 10 — TYPICAL THERMAL RESISTANCE OF PLATES





FIGURE 11 — MOUNTING DETAILS FOR PRESSFIT THYRISTORS



The hole edge must be chamfered as shown to prevent shearing off the knurled edge of the rectifier during press-in. The pressing force should be applied evenly on the shoulder ring to avoid tilting or canting of the rectifier case in the hole during the pressing operation. Also, the use of a thermal joint compound will be of considerable aid. The pressing force will vary from 250 to 1000 pounds, depending upon the heat sink material. Recommended hardnesses are: copper — less than 50 on the Rockwell F scale; aluminum — less than 65 on the Brinell scale. A heat sink as thin as 1/8" may be used, but the interface thermal resistance will increase in proportion to the reduction of contact area. A thin chassis requires the addition of a back-up plate.



**MOTOROLA**

**2N5431**

## SILICON ANNULAR UNIUNCTION TRANSISTORS

... characterized primarily for low interbase-voltage operation in sensing, pulse triggering, and timing circuits.

- Low  $R_{BB}$  Spread — 6.0 to 8.5  $k\Omega$
- Low Peak-Point Current —  $I_p = 4.0 \mu A$  (Max) @  $V_{B2B1} = 4.0 V$
- Low Emitter Saturation Voltage —  $V_{EB1(sat)} = 3.0 V$  (Max)
- Narrow Intrinsic Standoff Ratio —  $\eta = 0.72$  to 0.80

### MAXIMUM RATINGS ( $T_A = 25^\circ C$ unless otherwise noted)

Rating	Symbol	Value	Unit
RMS Power Dissipation*	$P_D$	300	mW
RMS Emitter Current	$I_E$	50	mA
Peak-Pulse Emitter Current**	$I_{EPP}$	1.5	A
Emitter Reverse Voltage	$V_{B2E}$	30	V
Interbase Voltage†	$V_{B2B1}$	35	V
Operating Junction Temperature Range	$T_J$	-65 to +125	$^\circ C$
Storage Temperature Range	$T_{stg}$	-65 to +200	$^\circ C$

\*Derate 3.0 mW/ $^\circ C$  increase in ambient temperature.

\*\*Duty Cycle  $\leq 1.0\%$ , PRR = 10 PPS (see figure 5).

†Based upon power dissipation at  $T_A = 25^\circ C$ .

FIGURE 1 — UNIUNCTION TRANSISTOR SYMBOL AND NOMENCLATURE






FIGURE 2 — STATIC EMITTER CHARACTERISTICS CURVES



## PN UNIUNCTION TRANSISTORS



**2.3**



NOTE:  
1. PIN 3 CONNECTED TO CASE.

STYLE 1:  
PIN 1. EMITTER  
PIN 2. BASE 1  
PIN 3. BASE 2

DIM	MIN	MAX	MIN	MAX
A	5.31	5.84	0.209	0.230
B	4.52	4.95	0.178	0.195
C	4.32	5.33	0.170	0.210
D	0.41	0.48	0.016	0.019
E	2.54 TYP		0.100 TYP	
F	0.91	1.17	0.036	0.046
G	0.71	1.22	0.028	0.048
H	12.70		0.500	
J	45.0 TYP		45.0 TYP	
K	1.27 TYP		0.050 TYP	

CASE 22A  
(TO-18 Outline  
Except for Lead Position)

ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
Intrinsic Standoff Ratio <sup>1</sup> ( $V_{B2B1} = 10\text{ V}$ )	4	$\eta$	0.72	0.80	—
Interbase Resistance ( $V_{B2B1} = 3.0\text{ V}$ , $I_E = 0$ )		$R_{BB}$	6.0	8.5	$k\Omega$
Interbase Resistance Temperature Coefficient ( $V_{B2B1} = 3.0\text{ V}$ , $I_E = 0$ , $T_A = 0$ to $100^\circ\text{C}$ )		$\alpha R_{BB}$	0.4	0.8	$\%/^\circ\text{C}$
Emitter Saturation Voltage <sup>2</sup> ( $V_{B2B1} = 10\text{ V}$ , $I_E = 50\text{ mA}$ )		$V_{EB1}(\text{sat})$	—	3.0	V
Modulated Interbase Current ( $V_{B2B1} = 10\text{ V}$ , $I_E = 50\text{ mA}$ )		$I_{B2}(\text{mod})$	5.0	30	mA
Emitter Reverse Current ( $V_{B2E} = 30\text{ V}$ , $I_{B1} = 0$ )		$I_{EB20}$	—	10	nA
Peak-Point Emitter Current ( $V_{B2B1} = 25\text{ V}$ ) ( $V_{B2B1} = 4.0\text{ V}$ )		$I_p$	—	0.4 4.0	$\mu\text{A}$
Valley-Point Current <sup>2</sup> ( $V_{B2B1} = 20\text{ V}$ , $R_{B2} = 100\text{ ohms}$ )		$I_V$	2.0	—	mA
Base-One Peak Pulse Voltage ( $V_{BB} = 4.0\text{ volts}$ )	3	$V_{OB1}$	1.0	—	V

<sup>1</sup>  $\eta$ , Intrinsic standoff ratio, is defined in terms of the peak-point voltage,  $V_p$ , by means of the equation:  $V_p = \eta V_{B2B1} + V_F$ , where  $V_F$  is about 0.45 volt at  $25^\circ\text{C}$  @  $I_F = 10\text{ }\mu\text{A}$  and decreases with temperature at about  $2.5\text{ mV}/^\circ\text{C}$ . The test circuit is shown in Figure 4. Components  $R_1$ ,  $C_1$ , and the UJT form a relaxation oscillator; the remaining circuitry serves as a peak-voltage detector. The forward drop of Diode  $D_1$  compensates for  $V_F$ . To use, the "cal" button is pushed, and  $R_3$  is adjusted to make the current meter,  $M_1$ , read full scale. When the "cal" button is released, the value of  $\eta$  is read directly from the meter, if full scale on the meter reads 1.0.

<sup>2</sup> Use pulse techniques:  $PW \approx 300\text{ }\mu\text{s}$ , Duty Cycle  $< 2.0\%$  to avoid internal heating, which may result in erroneous readings.




FIGURE 3 —  $V_{OB1}$  TEST CIRCUITFIGURE 4 —  $\eta$  TEST CIRCUIT

FIGURE 5 — PRR TEST CIRCUIT AND WAVEFORM





# MOTOROLA

## 2N5441 thru 2N5446



### SILICON BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for industrial and military applications for the control of ac loads in applications such as light dimmers, power supplies, heating controls, motor controls, welding equipment and power switching systems; or wherever full-wave, silicon gate controlled solid-state devices are needed.

- Glass Passivated Junctions and Center Gate Fire
- Isolated Stud for Ease of Assembly
- Gate Triggering Guaranteed In All 4 Quadrants

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
*Peak Repetitive Off-State Voltage ( $T_J = -65$ to $+110^\circ\text{C}$ )	$V_{DRM}$		Volts
1/2 Sine Wave 50 to 60 Hz, Gate Open			
*Peak Principal Voltage			
2N5441, 2N5444		200	
2N5442, 2N5445		400	
2N5443, 2N5446		600	
*RMS On-State Current ( $T_C$ per Fig. 2) ( $T_C = +100^\circ\text{C}$ )	$I_T(RMS)$	40 20	Amp
*Peak Non-Repetitive Surge Current (One Full Cycle of surge current at 60 Hz, preceded and followed by a 40 A RMS current, $T_J = +110^\circ\text{C}$ )	$I_{TSM}$	300	Amp
*Peak Gate Power (Pulse Width = $10 \mu\text{s}$ Max)	$P_{GM}$	40	Watts
*Average Gate Power	$P_{G(AV)}$	0.75	Watt
*Peak Gate Current ( $10 \mu\text{s}$ Max)	$I_{GM}$	4.0	Amp
*Peak Gate Voltage	$V_{GM}$	30	Volts
*Operating Junction Temperature Range	$T_J$	-65 to $+110$	$^\circ\text{C}$
*Storage Temperature Range	$T_{stg}$	-65 to $+150$	$^\circ\text{C}$
*Stud Torque	—	30	in. lb.

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
*Thermal Resistance, Junction to Case	$R_{\theta JC}$		$^\circ\text{C/W}$
2N5441, 2N5442, 2N5443		0.8	
2N5444, 2N5445, 2N5446		0.9	
		1.0	

\*Indicates JEDEC Registered Data for 2N5441 thru 2N5446.

### TRIACS

40 AMPERES RMS  
200-600 VOLTS


### 2N5444 thru 2N5446



STYLE 2  
1. MT1  
2. GATE  
3. MT2



DIM	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.40	14.20	0.567	0.559
C	26.67	30.23	1.050	1.190
D	3.43	4.00	0.135	0.158
H	2.29 REF		0.090 REF	
J	10.67	11.56	0.420	0.455
K	15.75	17.02	0.620	0.670
L	7.92	8.88	0.310	0.350
Q	1.40	2.14	0.055	0.085
R	1.65 REF		0.065 REF	
T	12.73	12.83	0.501	0.505



CASE 263-03


### 2N5441 thru 2N5443



STYLE 2  
1. MT1  
2. GATE  
CASE MT2



DIM	MIN	MAX	MIN	MAX
A	12.73	12.83	0.501	0.505
F	—	4.00	—	0.160
G	2.16	2.41	0.085	0.095
H	1.52	1.78	0.060	0.070
J	7.62	8.88	0.300	0.350
K	—	26.67	—	1.050
L	—	17.92	—	0.710
Q	1.40	2.16	0.055	0.085



CASE 310-01

2.3

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ , and either polarity of MT2 to MT1 voltage, unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak On-State Voltage Rated $V_{DRM}$ @ $T_J = 110^\circ\text{C}$	$I_{DRM}$	—	0.5	4.0	mA
*Peak On-State Voltage $I_{TM} = 56$ A Peak, Pulse Width $\leq 1.0$ ms, Duty Cycle $\leq 2.0\%$	$V_{TM}$	—	1.65	1.85	Volts
Gate Trigger Current (1) Main Terminal Voltage = 12 Vdc, $R_L = 50$ Ohms MT2 (+), G(+) — MT2 (+), G(-) — MT2 (-), G(-) — MT2 (-), G(+) —	$I_{GT}$	—	—	70 70 70 100	mA
*MT2 (+), G(+); MT2 (-), G (-) $T_C = -65^\circ\text{C}$ *MT2 (+), G(-); MT2 (-), G(+) $T_C = -65^\circ\text{C}$		—	—	125 240	
*Gate Trigger Voltage Main Terminal Voltage = 12 Vdc, $R_L = 50$ Ohms MT2 (+), G(+) — MT2 (+), G(-) — MT2 (-), G(-) — MT2 (-), G(+) —	$V_{GT}$	—	—	2.0 2.0 2.0 2.5	Volts
*All Quadrants, $T_C = -65^\circ\text{C}$ *Main Terminal Voltage = Rated $V_{DRM} = R_L = 10$ k ohms, $T_J = +110^\circ\text{C}$		0.2	—	3.4 —	
*Holding Current Main Terminal Voltage = 12 Vdc, Gate Open Initiating Current = 150 mA  $T_C = 25^\circ\text{C}$  $*T_C = -65^\circ\text{C}$	$I_H$	—	—	70 100	mA
*Turn-On Time Main Terminal Voltage = Rated $V_{DRM}$ , $I_{TM} = 56$ A, Gate Source Voltage = 12 V, $R_S = 12$ Ohms, Rise Time = 0.1 $\mu\text{s}$ , Pulse Width = 2.0 $\mu\text{s}$	$t_{gt}$	—	1.0	2.0	$\mu\text{s}$
*Critical Rate-of-Rise of Commutation Voltage Rated $V_{DRM}$ , $I_{TM} = 40$ A, Commutating $di/dt = 22$ A/ms, gate energized $T_C = 70^\circ\text{C}$ 2N5441, 2N5442, 2N5443 $= 65^\circ\text{C}$ 2N5444, 2N5445, 2N5446	$dv/dt(c)$	5.0 5.0 5.0	30 30 30	— — —	V/ $\mu\text{s}$
Critical Rate of Rise of Off State Voltage Rated $V_{DRM}$ , Exponential Voltage Rise, Gate Open, $T_C = 110^\circ\text{C}$ 2N5441, 2N5444 2N5442, 2N5445 2N5443, 2N5446	$dv/dt$	50 30 20			V/ $\mu\text{s}$

\*Indicates JEDEC Registered Data for 2N5441 thru 2N5446.

FIGURE 1 – ON-STATE POWER DISSIPATION





FIGURE 2 – RMS CURRENT DERATING



2.3

FIGURE 3 – TYPICAL GATE TRIGGER VOLTAGE




FIGURE 4 – TYPICAL GATE TRIGGER CURRENT





FIGURE 5 – TYPICAL THERMAL RESPONSE





# 2N5567 thru 2N5570, T4101M, T4111M, T4121 series

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$ , and Either Polarity of MT2 to MT1 Voltage unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Blocking Current $V_D = \text{Rated } V_{DRM} @ T_C = 100^\circ\text{C}$	$I_{DRM}$	—	—	2.0	mA
*Peak On-State Voltage $I_{TM} = 14.2 \text{ A Peak, Pulse Width} = 1.0 \text{ to } 2.0 \text{ ms, Duty Cycle} \leq 2.0\%$	$V_{TM}$	—	1.3	1.65	Volts
Gate Trigger Current, Pulse Width $\geq 50 \mu\text{s}$ (1) $V_D = 12 \text{ Vdc, } R_L = 12 \text{ Ohms}$ MT2 (+), G (+); MT2 (-), G (-) MT2 (+), G (-); MT2 (-), G (+) *MT2 (+), G (+); MT2 (-), G (-), $T_C = -65^\circ\text{C}$ *MT2 (+), G (-); MT2 (-), G (+), $T_C = -65^\circ\text{C}$	$I_{GT}$	—	—	25 40 100 150	mA
Gate Trigger Voltage, Continuous dc (All Quadrants) $V_D = 12 \text{ Vdc, } R_L = 12 \text{ Ohms}$ $T_C = 25^\circ\text{C}$ * $T_C = -65^\circ\text{C}$ $V_D = \text{Rated } V_{DRM}, R_L = 125 \Omega$ $T_C = 100^\circ\text{C}$	$V_{GT}$	— — 0.2	— — —	2.5 4.0 —	Volts
Holding Current $V_D = 12 \text{ Vdc, Gate Open}$ $T_C = 25^\circ\text{C}$ * $T_C = -65^\circ\text{C}$	$I_H$	— —	— —	30 200	mA
Gate Controlled Turn-On Time $V_D = \text{Rated } V_{DRM}, I_{TM} = 15 \text{ A Peak,}$ $I_{GT} = 160 \text{ mA, Rise Time} = 0.1 \mu\text{s, Pulse Width} = 2.0 \mu\text{s}$ MT2 (+), G (+); MT2 (-), G (-)	$t_{gt}$	—	1.0	2.5	$\mu\text{s}$
*Critical Rate-of-Rise of Commutation Voltage $V_D = \text{Rated } V_{DRM}, I_{TM} = 14.2 \text{ A Peak, Commutating}$ $di/dt = 5.4 \text{ A/ms, gate unenergized}$ $T_C = 85^\circ\text{C}$	$dv/dt(c)$	2.0	10	—	$\text{V}/\mu\text{s}$
Critical Rate-of-Rise of Off-State Voltage $V_D = \text{Rated } V_{DRM}, \text{Exponential Voltage Rise, Gate Open,}$ $T_C = 100^\circ\text{C}$ *2N5567, *2N5569, T4121B *2N5568, *2N5570, T4121D T4101M, T4111M, T4121M	$dv/dt$	30 20 10	150 100 75	— — —	$\text{V}/\mu\text{s}$

\*Indicates JEDEC Registered Data.

(1) All Voltage polarity reference to main terminal 1.

FIGURE 1 — RMS CURRENT DERATING  
(Isolated Stud)




FIGURE 2 — RMS CURRENT DERATING  
(Pressfit and Stud)




FIGURE 3 — POWER DISSIPATION  
(Isolated Stud)




FIGURE 4 — POWER DISSIPATION  
(Pressfit and Stud)




FIGURE 5 — TYPICAL GATE TRIGGER VOLTAGE




FIGURE 6 — TYPICAL GATE TRIGGER CURRENT




FIGURE 7 – ON-STATE CHARACTERISTICS




FIGURE 8 – TYPICAL HOLDING CURRENT




FIGURE 9 – MAXIMUM NON-REPETITIVE SURGE CURRENT





FIGURE 10 – TYPICAL THERMAL RESPONSE





# MOTOROLA



## SILICON BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for industrial and military applications for the control of ac loads in applications such as light dimmers, power supplies, heating controls, motor controls, welding equipment and power switching systems; or wherever full-wave, silicon gate controlled solid-state devices are needed.

- All Diffused and Glass Passivated Junctions for Greater Stability
- Pressfit, Stud and Isolated Stud Packages
- Gate Triggering Guaranteed In All 4 Quadrants

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
*Peak Repetitive Off-State Voltage ( $T_J = -65$ to $+100^\circ\text{C}$ ) 1/2 Sine Wave 50 to 60 Hz, Gate Open 2N5571, 2N5573, 2N6145 2N5572, 2N5574, 2N6146 T4100M, T4110M, 2N6147	$V_{DRM}$	200 400 600	Volts
*Peak Gate Voltage	$V_{GM}$	20	Volts
*RMS On-State Current ( $T_C = -65$ to $+80^\circ\text{C}$ ) ( $T_C = +85^\circ\text{C}$ )	$I_{T(RMS)}$	15 10	Amp
*Peak Non-Repetitive Surge Current (One Full cycle of surge current at 60 Hz, preceded and followed by rated current, $T_C = +80^\circ\text{C}$ )	$I_{TSM}$	100	Amp
Circuit Fusing ( $T_C = -65$ to $+80^\circ\text{C}$ , $t = 1.0$ to $8.3$ ms)	$I_{t^2}$	40	$\text{A}^2\text{s}$
Peak Gate Power *( $T_C = 80^\circ\text{C}$ , Pulse Width = $1.0$ $\mu\text{s}$ ) 2N5571 thru 2N5574 T4100M, T4110M *( $T_C = 80^\circ\text{C}$ , Pulse Width = $2.0$ $\mu\text{s}$ ) 2N6145 thru 2N6147	$P_{GM}$	16 16 20	Watts
*Average Gate Power ( $T_C = +80^\circ\text{C}$ , Pulse Width = $8.3$ ms)	$P_{G(AV)}$	0.5	Watt
*Peak Gate Current	$I_{GM}$	2.0	Amp
*Operating Junction Temperature Range	$T_J$	$-65$ to $+100$	$^\circ\text{C}$
*Storage Temperature Range	$T_{stg}$	$-65$ to $+150$	$^\circ\text{C}$
Stud Torque *2N5573, 2N5574, T4110M *2N6145, 2N6146, 2N6147	—	30	in. lb.

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
*Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^\circ\text{C/W}$


\*Indicates JEDEC Registered Data.

# 2N5571 thru 2N5574 2N6145 thru 2N6147 T4100M, T4110M

## TRIACS

15 AMPERES RMS  
200–600 VOLTS


2N5571  
2N5572  
T4100M



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	12.73	12.83	0.501	0.505
B	11.81	12.06	0.465	0.475
C	8.39	9.65	0.330	0.380
E	2.54		0.100	—
F	0.89	2.16	0.035	0.085
J	2.04	2.46	0.080	0.097
K	—	20.32	—	0.800
N	—	12.95	—	0.510
Q	1.65	4.06	0.065	0.160

CASE 174-03


2N5573  
2N5574  
T4110M



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	20.70	24.13	0.815	0.950
F	0.89	2.16	0.035	0.085
H	2.29	REF	0.090	REF
J	10.67	11.56	0.420	0.455
K	9.78	10.54	0.385	0.415
L	6.99	7.75	0.275	0.305
Q	1.65	4.06	0.065	0.160
R	1.65	REF	0.065	REF
T	12.70	12.83	0.500	0.505

CASE 175-02

2N6145  
2N6146  
2N6147



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.00	14.20	0.551	0.559
B	12.73	12.83	0.501	0.505
C	—	32.51	—	1.280
F	—	4.06	—	0.160
G	2.16	2.41	0.085	0.095
H	1.60	2.01	0.063	0.079
J	10.67	11.56	0.420	0.455
K	7.62	8.89	0.300	0.350
L	6.48	6.99	0.255	0.275
Q	1.40	2.16	0.055	0.085
T	3.43	3.81	0.135	0.150

CASE 311-01

2.3

# 2N5571 thru 2N5574, 2N6145 thru 2N6147, T4100M, T4110M,

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ , and either polarity of MT2 to MT1 voltage unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Blocking Current $V_D = \text{Rated } V_{DRM} @ T_C = 100^\circ\text{C}$	$I_{DRM}$	—	—	2.0	mA
*Peak On-State Voltage $I_{TM} = 21 \text{ A Peak, Pulse Width} = 1.0 \text{ to } 2.0 \text{ ms, Duty Cycle} \leq 2.0\%$	$V_{TM}$	—	1.3	1.8	Volts
Gate Trigger Current, Continuous dc (1) $V_D = 12 \text{ Vdc, } R_L = 30 \text{ ohms}$ MT2 (+), G(+); MT2(-), G(-) MT2 (+), G(-); MT2(-), G(+) *MT2 (+), G(+); MT2(-), G(-), $T_C = -65^\circ\text{C}$ *MT2 (+), G(-); MT2(-), G(+), $T_C = -65^\circ\text{C}$	$I_{GT}$	—	—	50 80 150 200	mA
Gate Trigger Voltage, Continuous dc (All Quadrants) $V_D = 12 \text{ Vdc, } R_L = 30 \text{ ohms}$ $T_C = 25^\circ\text{C}$ * $T_C = -65^\circ\text{C}$	$V_{GT}$	—	—	2.5 4.0	Volts
* $V_D = \text{Rated } V_{DRM}, R_L = 10 \text{ k ohms, } T_C = +100^\circ\text{C}$		0.2	—	—	mA
Holding Current $V_D = 12 \text{ Vdc, Gate Open}$ Initiating Current = 500 mA $T_C = 25^\circ\text{C}$ * $T_C = -65^\circ\text{C}$	$I_H$	—	—	75 300	mA
Gate Controlled Turn-On Time Rated $V_{DRM}, I_{TM} = 21 \text{ A Peak,}$ $I_{GT} = 160 \text{ mA, Rise Time} \leq 0.1 \mu\text{s, Pulse Width} = 2.0 \mu\text{s}$	$t_{gt}$	—	1.0	2.0	$\mu\text{s}$
*Critical Rate-of-Rise of Commutation Voltage Rated $V_{DRM}, I_{TM} = 21 \text{ A Peak, Commutating}$ $di/dt = 8.0 \text{ A/ms, gate unenergized}$ $T_C = 80^\circ\text{C}$ 2N5571 thru 2N5574, T4100M, T4110M $T_C = 75^\circ\text{C}$ 2N6145 thru 2N6147	$dv/dt(c)$	2.0 2.0	10 10	— —	V/ $\mu\text{s}$
Critical Rate-of-Rise of Off-State Voltage Rated $V_{DRM}, \text{Exponential Voltage Rise, Gate Open,}$ $T_C = 100^\circ\text{C}$ *2N5571, 2N5573, 2N6145 *2N5572, 2N5574, 2N6146 T4100M, T4110M, 2N6147	$dv/dt$	30 20 10	150 100 75	— — —	V/ $\mu\text{s}$

\*Indicates JEDEC Registered Data.

(1) All Voltage polarity reference to main terminal 1.

2N5571 thru 2N5574, 2N6145 thru 2N6147, T4100M, T4110M,

FIGURE 1 - RMS CURRENT DERATING




FIGURE 2 - ON-STATE POWER DISSIPATION




FIGURE 3 - TYPICAL GATE TRIGGER VOLTAGE





FIGURE 4 - TYPICAL GATE TRIGGER CURRENT



2.3



FIGURE 5 – MAXIMUM ON-STATE CHARACTERISTICS




FIGURE 6 – TYPICAL HOLDING CURRENT




FIGURE 7 – MAXIMUM NON-REPETITIVE SURGE CURRENT





FIGURE 8 – TYPICAL THERMAL RESPONSE





**MOTOROLA**

**2N6027**  
**2N6028**



### SILICON PROGRAMMABLE UNIUNCTION TRANSISTORS

... designed to enable the engineer to "program" unijunction characteristics such as  $R_{BB}$ ,  $\eta$ ,  $I_V$ , and  $I_P$  by merely selecting two resistor values. Application includes thyristor-trigger, oscillator, pulse and timing circuits. These devices may also be used in special thyristor applications due to the availability of an anode gate. Supplied in an inexpensive TO-92 plastic package for high-volume requirements, this package is readily adaptable for use in automatic insertion equipment.

- Programmable —  $R_{BB}$ ,  $\eta$ ,  $I_V$  and  $I_P$ .
- Low On-State Voltage — 1.5 Volts Maximum @  $I_F = 50$  mA
- Low Gate to Anode Leakage Current — 10 nA Maximum
- High Peak Output Voltage — 11 Volts Typical
- Low Offset Voltage — 0.35 Volt Typical ( $R_G = 10$  k ohms)


### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
*Power Dissipation Derate Above 25°C	$P_F$ $1/\theta_{JA}$	300 4.0	mW mW/°C
*DC Forward Anode Current Derate Above 25°C	$I_T$	150 2.67	mA mA/°C
*DC Gate Current	$I_G$	±50	mA
Repetitive Peak Forward Current 100 $\mu$ s Pulse Width, 1.0% Duty Cycle	$I_{TRM}$	1.0	Amp
20 $\mu$ s Pulse Width, 1.0% Duty Cycle		2.0	
Non-Repetitive Peak Forward Current 10 $\mu$ s Pulse Width	$I_{TSM}$	5.0	Amp
*Gate to Cathode Forward Voltage	$V_{GKF}$	40	Volt
*Gate to Cathode Reverse Voltage	$V_{GKR}$	-5.0	Volt
*Gate to Anode Reverse Voltage	$V_{GAR}$	40	Volt
*Anode to Cathode Voltage (1)	$V_{AK}$	±40	Volt
Operating Junction Temperature Range	$T_J$	-50 to +100	°C
*Storage Temperature Range	$T_{stg}$	-55 to +150	°C


\*Indicates JEDEC Registered Data  
(1) Anode positive,  $R_{GA} = 1000$  ohms  
Anode negative,  $R_{GA} =$  open

### PROGRAMMABLE UNIUNCTION TRANSISTORS

40 VOLTS  
375 mW



**2.3**



STYLE 16:  
PIN 1 ANODE  
2. GATE  
3. CATHODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
E	0.41	0.48	0.016	0.019
F	1.14	1.40	0.045	0.055
G	—	2.54	—	0.100
H	2.41	2.67	0.095	0.105
J	12.70	—	0.500	—
K	6.35	—	0.250	—
L	2.03	2.92	0.080	0.115
M	2.92	—	0.115	—
N	3.43	—	0.135	—
P	0.36	0.41	0.014	0.016

All JEDEC dimensions and notes apply.




CASE 29-02  
TO-92  
PLASTIC

ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted)



Characteristic	Figure	Symbol	Min	Typ	Max	Unit
*Peak Current ( $V_S = 10\text{ Vdc}$ , $R_G = 1.0\text{ M}\Omega$ )	2,9,11	$I_P$	—	1.25	2.0	$\mu\text{A}$
( $V_S = 10\text{ Vdc}$ , $R_G = 10\text{ k ohms}$ )			—	0.08	0.15	
( $V_S = 10\text{ Vdc}$ , $R_G = 10\text{ k ohms}$ )			—	4.0	5.0	
( $V_S = 10\text{ Vdc}$ , $R_G = 200\text{ Ohms}$ )			—	0.70	1.0	
*Offset Voltage ( $V_S = 10\text{ Vdc}$ , $R_G = 1.0\text{ M}\Omega$ )	1	$V_T$	0.2	0.70	1.6	Volts
( $V_S = 10\text{ Vdc}$ , $R_G = 10\text{ k ohms}$ )	(Both Types)		0.2	0.50	0.6	
( $V_S = 10\text{ Vdc}$ , $R_G = 10\text{ k ohms}$ )			0.2	0.35	0.6	
*Valley Current ( $V_S = 10\text{ Vdc}$ , $R_G = 1.0\text{ M}\Omega$ )	1,4,5,	$I_V$	—	18	50	$\mu\text{A}$
( $V_S = 10\text{ Vdc}$ , $R_G = 10\text{ k ohms}$ )			—	18	25	
( $V_S = 10\text{ Vdc}$ , $R_G = 10\text{ k ohms}$ )			70	270	—	
( $V_S = 10\text{ Vdc}$ , $R_G = 200\text{ Ohms}$ )			25	270	—	
( $V_S = 10\text{ Vdc}$ , $R_G = 200\text{ Ohms}$ )			1.5	—	—	$\text{mA}$
*Gate to Anode Leakage Current ( $V_S = 40\text{ Vdc}$ , $T_A = 25^\circ\text{C}$ , Cathode Open)		$I_{GAO}$	—	1.0	10	$\text{nAdc}$
( $V_S = 40\text{ Vdc}$ , $T_A = 75^\circ\text{C}$ , Cathode Open)			—	3.0	—	
Gate to Cathode Leakage Current ( $V_S = 40\text{ Vdc}$ , Anode to Cathode Shorted)		$I_{GKS}$	—	5.0	50	$\text{nAdc}$
*Forward Voltage ( $I_F = 50\text{ mA Peak}$ )	1,6	$V_F$	—	0.8	1.5	Volts
*Peak Output Voltage ( $V_B = 20\text{ Vdc}$ , $C_C = 0.2\text{ }\mu\text{F}$ )	3,7	$V_O$	6.0	11	—	Volts
Pulse Voltage Rise Time ( $V_B = 20\text{ Vdc}$ , $C_C = 0.2\text{ }\mu\text{F}$ )	3	$t_r$	—	40	80	$\text{ns}$

\* Indicates JEDEC Registered Data

FIGURE 1 — ELECTRICAL CHARACTERIZATION

1A — Programmable Unijunction  
with "Program" Resistors  
 $R_1$  and  $R_2$ 1B — Equivalent Test Circuit for  
Figure 1A used for electrical  
characteristics testing  
(also see Figure 2)

1C — Electrical Characteristics

FIGURE 2 — PEAK CURRENT ( $I_P$ ) TEST CIRCUITFIGURE 3 —  $V_O$  and  $t_r$  TEST CIRCUIT

TYPICAL VALLEY CURRENT BEHAVIOR

FIGURE 4 – EFFECT OF SUPPLY VOLTAGE




FIGURE 5 – EFFECT OF TEMPERATURE




FIGURE 6 – FORWARD VOLTAGE




FIGURE 7 – PEAK OUTPUT VOLTAGE










FIGURE 8 – STANDARD UNIUNCTION COMPARED TO PROGRAMMABLE UNIUNCTION





## TYPICAL PEAK CURRENT BEHAVIOR

2N6027

FIGURE 9 - EFFECT OF SUPPLY VOLTAGE AND  $R_G$ FIGURE 10 - EFFECT OF TEMPERATURE AND  $R_G$ 

2N6028

FIGURE 11 - EFFECT OF SUPPLY VOLTAGE AND  $R_G$ FIGURE 12 - EFFECT OF TEMPERATURE AND  $R_G$ 



# MOTOROLA

# 2N6068, A,B thru 2N6075, A,B



## SILICON BIDIRECTIONAL THYRISTORS

... designed primarily for full-wave ac control applications, such as light dimmers, motor controls, heating controls and power supplies; or wherever full-wave silicon gate controlled solid-state devices are needed. Triac type thyristors switch from a blocking to a conducting state for either polarity of applied anode voltage with positive or negative gate triggering.

- Sensitive Gate Triggering (A and B versions) Uniquely Compatible for Direct Coupling to TTL, HTL, CMOS and Operational Amplifier Integrated Circuit Logic Functions.
- Gate Triggering 2 Mode — 2N6068 thru 2N6075  
4 Mode — 2N6068A,B thru 2N6075A,B
- Blocking Voltages to 600 Volts
- All Diffused and Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermopad Construction for Low Thermal Resistance, High Heat Dissipation and Durability

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
*Repetitive Peak Off-State Voltage, Note 1 ( $T_J = 110^\circ\text{C}$ )	$V_{DRM}$	25 50 100 200 300 400 500 600	Volts
*On-State Current RMS ( $T_C = 85^\circ\text{C}$ )	$I_T(\text{RMS})$	4.0	Amp
*Peak Surge Current (One Full cycle, 60 Hz, $T_J = -40$ to $+110^\circ\text{C}$ )	$I_{TSM}$	30	Amp
Circuit Fusing Considerations ( $T_J = -40$ to $+110^\circ\text{C}$ , $t = 1.0$ to $8.3$ ms)	$I^2t$	3.6	$\text{A}^2\text{s}$
*Peak Gate Power	$P_{GM}$	10	Watts
*Average Gate Power	$P_{G(AV)}$	0.5	Watt
*Peak Gate Voltage	$V_{GM}$	5.0	Volts
*Operating Junction Temperature Range	$T_J$	$-40$ to $+110$	$^\circ\text{C}$
*Storage Temperature Range	$T_{stg}$	$-40$ to $+150$	$^\circ\text{C}$
Mounting Torque (6-32 Screw), Note 2	—	8.0	in. lb.

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
*Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.5	$^\circ\text{C}/\text{W}$
Thermal Resistance, Case to Ambient	$R_{\theta JA}$	75	$^\circ\text{C}/\text{W}$


\*Indicates JEDEC Registered Data

## NOTES:


1. Ratings apply for open gate conditions. Thyristor devices shall not be tested with a constant current source for blocking capability such that the voltage applied exceeds the rated blocking voltage.
2. Torque rating applies with use of compression washer (B52200F006). Mounting torque in excess of 6 in. lb. does not appreciably lower case-to-sink thermal resistance. Main terminal 2 and heatsink contact pad are common.  
For soldering purposes (either terminal connection or device mounting), soldering temperatures shall not exceed  $+200^\circ\text{C}$ , for 10 seconds. Consult factory for lead bending options.

## SENSITIVE GATE

TRIACS  
(THYRISTORS)  
4 AMPERES RMS  
25 THRU 600 VOLTS



# 2.3



STYLE 5  
PIN 1. MT1  
2. MT2  
3. GATE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3 $\phi$ TYP		3 $\phi$ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-04  
TO-126



2N6068,A,B thru 2N6075,A,B (continued)


ELECTRICAL CHARACTERISTICS ( $T_C = 25^{\circ}\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Blocking Current (Either Direction) Rated $V_{\text{DRM}}$ @ $T_J = 110^{\circ}\text{C}$ , Gate Open	$I_{\text{DRM}}$	—	—	2.0	mA
*On-State Voltage (Either Direction) $I_{\text{TM}} = 6.0 \text{ A Peak}$	$V_{\text{TM}}$	—	—	2.0	Volts
*Peak Gate Trigger Voltage Main Terminal Voltage = 12 Vdc, $R_L = 100 \text{ Ohms}$ , $T_J = -40^{\circ}\text{C}$ MT2 (+), G(+); MT2 (-), G(-) All Types MT2 (+), G(-); MT2 (-), G(+) 2N6068A,B thru 2N6075A,B Main Terminal Voltage = Rated $V_{\text{DRM}}$ , $R_L = 10 \text{ k ohms}$ , $T_J = 110^{\circ}\text{C}$ MT2 (+), G(+); MT2 (-), G(-) All Types MT2 (+), G(-); MT2 (-), G(+) 2N6068A,B thru 2N6075A,B	$V_{\text{GTM}}$	— — 0.2 0.2	— 1.4 — —	2.5 2.5 — —	Volts
*Holding Current (Either Direction) Main Terminal Voltage = 12 Vdc, Gate Open, $T_J = -40^{\circ}\text{C}$ Initiating Current = 1.0 Adc  $T_J = 25^{\circ}\text{C}$	$I_{\text{H}}$	— — — —	— — — —	70 30 30 15	mA
Turn-On Time (Either Direction) $I_{\text{TM}} = 14 \text{ Adc}$ , $I_{\text{GT}} = 100 \text{ mAdc}$	$t_{\text{on}}$	—	1.5	—	$\mu\text{s}$
Blocking Voltage Application Rate at Commutation @ $V_{\text{DRM}}$ , $T_J = 85^{\circ}\text{C}$ , Gate Open	$dv/dt$	—	5.0	—	$\text{V}/\mu\text{s}$

			QUADRANT (See Definition Below)			
* Peak Gate Trigger Current Main Terminal Voltage = 12 Vdc, R <sub>L</sub> = 100 ohms  Maximum Value	Type	I <sub>GTM</sub> @ T <sub>J</sub>	I mA	II mA	III mA	IV mA
	2N6068 thru 2N6075	+25°C	30	—	30	—
		-40°C	60	—	60	—
	2N6068A thru 2N6075A	+25°C	5.0	5.0	5.0	10
		-40°C	20	20	20	30
	2N6068B thru 2N6075B	+25°C	3.0	3.0	3.0	5.0
		-40°C	15	15	15	20

\*Indicates JEDEC Registered Data.

SAMPLE APPLICATION:  
TTL-SENSITIVE GATE 4 AMPERE TRIAC  
TRIGGERS IN MODES II AND III



QUADRANT DEFINITIONS

QUADRANT II MT2(+), G(-)		QUADRANT I MT2(+), G(+)	
G(-)		G(+)	
QUADRANT III MT2(-), G(-)		QUADRANT IV MT2(-), G(+)	
MT2(-)		MT2(+)	

Trigger devices are recommended for gating on Triacs. They provide:

1. Consistent predictable turn-on points.
2. Simplified circuitry.
3. Fast turn-on time for cooler, more efficient and reliable operation.

For 2N6068 Thru 2N6075

ELECTRICAL CHARACTERISTICS OF RECOMMENDED  
BIDIRECTIONAL SWITCHES

USAGE		General	Lamp Dimmer
PART NUMBER	MBS4991	MBS4992	MBS100
$V_g$	6.0 - 10 V	7.5 - 9.0 V	3.0 - 5.0 V
$I_g$	350 $\mu\text{A}$ Max	120 $\mu\text{A}$ Max	100 - 400 $\mu\text{A}$
$V_{g1} = V_{g2}$	0.5 V Max	0.2 V Max	0.35 V Max
Temperature Coefficient	0.02%/°C Typ		

See AN-526 for Theory and Characteristics of Silicon Bidirectional Switches

SENSITIVE GATE LOGIC REFERENCE

IC LOGIC FUNCTIONS	FIRING QUADRANT			
	I	II	III	IV
TTL	2N6068A Series	2N6068A Series	2N6068A Series	2N6068A Series
HTL	2N6068B Series	2N6068B Series	2N6068B Series	2N6068B Series
CMOS(NAND)	2N6068B Series	2N6068B Series	2N6068B Series	2N6068B Series
CMOS(Buffer)	2N6068A Series	2N6068A Series	2N6068A Series	2N6068A Series
Operational Amplifier	2N6068A Series	2N6068A Series	2N6068A Series	2N6068A Series
Zero Voltage Switch	2N6068A Series	2N6068A Series	2N6068A Series	2N6068A Series

FIGURE 1 – AVERAGE CURRENT DERATING




FIGURE 2 – RMS CURRENT DERATING




FIGURE 3 – POWER DISSIPATION




FIGURE 4 – POWER DISSIPATION




FIGURE 5 – TYPICAL GATE-TRIGGER VOLTAGE




FIGURE 6 – TYPICAL GATE-TRIGGER CURRENT




FIGURE 7 – MAXIMUM ON-STATE CHARACTERISTICS




FIGURE 8 – TYPICAL HOLDING CURRENT




FIGURE 9 – MAXIMUM ALLOWABLE SURGE CURRENT





FIGURE 10 – THERMAL RESPONSE





# MOTOROLA

## 2N6116 2N6117 2N6118

(FORMERLY MPU231, MPU232, MPU233)



### SILICON PROGRAMMABLE UNIUNCTION TRANSISTORS

... designed to enable the engineer to "program" unijunction characteristics such as  $R_{BB}$ ,  $\eta$ ,  $I_V$ , and  $I_P$  by merely selecting two resistor values. Application includes thyristor-trigger, oscillator, pulse and timing circuits. These devices may also be used in special thyristor applications due to the availability of an anode gate.

- Programmable —  $R_{BB}$ ,  $\eta$ ,  $I_V$  and  $I_P$
- Hermetic TO-18 Package
- Low On-State Voltage — 1.5 Volts Maximum @  $I_F = 50$  mA
- Low Gate to Anode Leakage Current — 5.0 nA Maximum
- High Peak Output Voltage — 16 Volts Typical
- Low Offset Voltage — 0.35 Volt Typical ( $R_G = 10$  k ohms)

SILICON  
PROGRAMMABLE UNIUNCTION  
TRANSISTORS  
40 VOLTS  
250 mW




2.3

### \*MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Repetitive Peak Forward Current 100 $\mu$ s Pulse Width, 1.0% Duty Cycle	$I_{TRM}$	1.0	Amp
20 $\mu$ s Pulse Width, 1.0% Duty Cycle		2.0	Amp
Non-Repetitive Peak Forward Current 10 $\mu$ s Pulse Width	$I_{TSM}$	5.0	Amp
DC Forward Anode Current Derate Above 25°C	$I_T$	200 2.0	mA mA/°C
DC Gate Current	$I_G$	$\pm 20$	mA
Gate to Cathode Forward Voltage	$V_{GKF}$	40	Volt
Gate to Cathode Reverse Voltage	$V_{GKR}$	5.0	Volt
Gate to Anode Reverse Voltage	$V_{GAR}$	40	Volt
Anode to Cathode Voltage	$V_{AK}$	$\pm 40$	Volt
Forward Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate Above 25°C	$P_F$ $1/\theta_{JA}$	250 2.5	mW mW/°C
Operating Junction Temperature Range	$T_J$	-55 to +125	°C
Storage Temperature Range	$T_{stg}$	-65 to +200	°C

\*Indicates JEDEC Registered Data



STYLE 6

PIN 1. CATHODE  
2. GATE  
3. ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.31	5.84	0.209	0.230
B	4.52	4.95	0.178	0.195
C	4.32	5.33	0.170	0.210
D	0.406	0.533	0.016	0.021
E	—	0.762	—	0.030
F	0.406	0.483	0.016	0.019
G	2.54 BSC	—	0.100 BSC	—
H	0.914	1.17	0.036	0.046
J	0.711	1.22	0.028	0.048
K	12.70	—	0.500	—
L	6.35	—	0.250	—
M	45.9 BSC	—	1.81 BSC	—
N	1.27 BSC	—	0.050 BSC	—
P	—	1.27	—	0.050

All JEDEC notes and dimensions apply.

CASE 22-03  
(TO-18)


# 2N6116, 2N6117, 2N6118

## \*ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)


Characteristic	Figure	Symbol	Min	Typ	Max	Unit
Offset Voltage ( $V_S = 10\text{ Vdc}$ , $R_G = 1.0\text{ M}\Omega$ )	1	$V_F$	0.2	0.70	1.6	Volts
2N6116			0.2	0.50	0.6	
2N6117			0.2	0.40	0.6	
2N6118			0.2	0.35	0.6	
( $V_S = 10\text{ Vdc}$ , $R_G = 10\text{ k ohms}$ ) All Types						
Gate to Anode Leakage Current ( $V_S = 40\text{ Vdc}$ , $T_A = 25^\circ\text{C}$ , Cathode Open)	—	$I_{GAO}$	—	1.0	5.0	nAdc
( $V_S = 40\text{ Vdc}$ , $T_A = 75^\circ\text{C}$ , Cathode Open)			—	30	75	
Gate to Cathode Leakage Current ( $V_S = 40\text{ Vdc}$ , Anode to Cathode Shorted)	—	$I_{GKS}$	—	5.0	50	nAdc
Peak Current ( $V_S = 10\text{ Vdc}$ , $R_G = 1.0\text{ M}\Omega$ )	2,9-14	$I_p$	—	1.25	2.0	$\mu\text{A}$
2N6116			—	0.19	0.3	
2N6117			—	0.08	0.15	
2N6118			—	4.0	5.0	
( $V_S = 10\text{ Vdc}$ , $R_G = 10\text{ k ohms}$ )			—	1.20	2.0	
2N6116			—	0.70	1.0	
Valley Current ( $V_S = 10\text{ Vdc}$ , $R_G = 1.0\text{ M}\Omega$ )	1,4,5	$I_V$	—	18	50	$\mu\text{A}$
2N6116, 2N6117			—	18	25	
2N6118			70	270	—	
( $V_S = 10\text{ Vdc}$ , $R_G = 10\text{ k ohms}$ )			50	270	—	
Forward Voltage ( $I_F = 50\text{ mA Peak}$ )	1,6	$V_T$	—	0.8	1.5	Volts
Peak Output Voltage ( $V_B = 20\text{ Vdc}$ , $C_C = 0.2\text{ }\mu\text{F}$ )	3,7	$V_O$	6.0	16	—	Volts
Pulse Voltage Rise Time ( $V_B = 20\text{ Vdc}$ , $C_C = 0.2\text{ }\mu\text{F}$ )	3	$t_r$	—	40	80	ns

\*Indicates JEDEC Registered Data


FIGURE 1 — ELECTRICAL CHARACTERIZATION



1A — PROGRAMMABLE UNI-JUNCTION WITH "PROGRAM" RESISTORS  $R_1$  AND  $R_2$



1B — EQUIVALENT TEST CIRCUIT FOR FIGURE 1A USED FOR ELECTRICAL CHARACTERISTICS TESTING (ALSO SEE FIGURE 2)



1C — ELECTRICAL CHARACTERISTICS

FIGURE 2 — PEAK CURRENT ( $I_p$ ) TEST CIRCUIT





FIGURE 3 —  $V_O$  AND  $t_r$  TEST CIRCUIT



TYPICAL VALLEY CURRENT BEHAVIOR

FIGURE 4 – EFFECT OF SUPPLY VOLTAGE




FIGURE 5 – EFFECT OF TEMPERATURE




FIGURE 6 – FORWARD VOLTAGE




FIGURE 7 – PEAK OUTPUT VOLTAGE






FIGURE 8 – STANDARD UNIJUNCTION COMPARED TO PROGRAMMABLE UNIJUNCTION









## TYPICAL PEAK CURRENT BEHAVIOR

FIGURE 9 – EFFECT OF SUPPLY VOLTAGE AND  $R_G$ 


2N6116

FIGURE 10 – EFFECT OF TEMPERATURE AND  $R_G$ FIGURE 11 – EFFECT OF SUPPLY VOLTAGE AND  $R_G$ 

2N6117

FIGURE 12 – EFFECT OF TEMPERATURE AND  $R_G$ FIGURE 13 – EFFECT OF SUPPLY VOLTAGE AND  $R_G$ 

2N6118

FIGURE 14 – EFFECT OF TEMPERATURE AND  $R_G$ 


**MOTOROLA**

# 2N6151

thru

# 2N6156




## SILICON BIDIRECTIONAL THYRISTORS

... designed primarily for full-wave ac control applications, such as light dimmers, motor controls, heating controls and power supplies; or wherever full-wave silicon gate controlled solid-state devices are needed. Triac type thyristors switch from a blocking to a conducting state for either polarity of applied anode voltage with positive or negative gate triggering.

- All Diffused and Passivated Junctions for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermopad Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- Gate Triggering Guaranteed in Two (2N6154, 2N6155, 2N6156) or Four Modes (2N6151, 2N6152, 2N6153)

TRIACS  
(THYRISTORS)  
10 AMPERES RMS



# 2.3


## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
* Repetitive Peak Off-State Voltage, Note 1 ( $T_J = -40$ to $+100^\circ\text{C}$ ) 1/2 Sine Wave 50 to 60 Hz, Gate Open Peak Principle Voltage 2N6151, 2N6154 2N6152, 2N6155 2N6153, 2N6156	$V_{DRM}$	200 400 600	Volts
* Peak Gate Voltage	$V_{GM}$	10	Volts
* On-State Current RMS ( $T_C = -40$ to $+75^\circ\text{C}$ ) Full Cycle Sine Wave 50 to 60 Hz ( $T_C = +90^\circ\text{C}$ )	$I_T(\text{RMS})$	10 5.0	Amp
* Peak Surge Current (One Full Cycle, 60 Hz, $T_J = +75^\circ\text{C}$ ) preceded and followed by 10 A Current	$I_{TSM}$	100	Amp
Circuit Fusing Considerations ( $T_J = -40$ to $+100^\circ\text{C}$ , $t = 1.0$ to $8.3$ ms)	$I^2t$	40	$\text{A}^2\text{s}$
* Peak Gate Power ( $T_J = +75^\circ\text{C}$ , Pulse Width = $2.0 \mu\text{s}$ )	$P_{GM}$	20	Watts
* Average Gate Power ( $T_J = +75^\circ\text{C}$ , $t = 8.3$ ms)	$P_{G(AV)}$	0.5	Watt
* Peak Gate Current	$I_{GM}$	2.0	Amp
* Operating Junction Temperature Range	$T_J$	$-40$ to $+100$	$^\circ\text{C}$
* Storage Temperature Range	$T_{stg}$	$-40$ to $+150$	$^\circ\text{C}$
* Mounting Torque (6-32 Screw), Note 2	—	8.0	in. lb

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
* Thermal Resistance, Junction to Case	$R_{JC}$	2.0	$^\circ\text{C}/\text{W}$
Thermal Resistance Case to Ambient	$R_{\theta CA}$	50	$^\circ\text{C}/\text{W}$

\* Indicates JEDEC Registered Data.



STYLE 4:  
PIN 1. MT 1  
2. MT 2  
3. GATE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22 BSC	0.166 BSC		
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	95 TYP	90 TYP		
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255

CASE 90-05

## 2N6151 thru 2N6156 (continued)

### ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Blocking Current (Either Direction) Rated $V_{DRM}$ @ $T_J = 100^\circ\text{C}$ , Gate Open	$I_{DRM}$	—	—	2.0	mA
*On-State Voltage (Either Direction) $I_{TM} = 14$ A Peak; Pulse Width = 1.0 to 2.0 ms, Duty Cycle $\leq 2.0\%$	$V_{TM}$	—	1.3	1.8	Volts
Gate Trigger Current, Continuous dc Main Terminal Voltage = 12 Vdc, $R_L = 100$ Ohms Minimum Gate Pulse Width = 2.0 $\mu\text{s}$ MT2 (+), G(+) All Types MT2 (+), G(-) 2N6151 thru 2N6153 MT2 (-), G(-) All Types MT2 (-), G(+) 2N6151 thru 2N6153	$I_{GT}$	— — — —	6.0 6.0 10 25	50 75 50 75	mA
*MT2 (+), G(+); MT2 (-), G(-) $T_C = -40^\circ\text{C}$ All Types *MT2 (+), G(-); MT2 (-), G(+) $T_C = -40^\circ\text{C}$ 2N6151 thru 2N6153		— —	— —	100 125	
Gate Trigger Voltage, Continuous dc Main Terminal Voltage = 12 Vdc, $R_L = 100$ Ohms Minimum Gate Pulse Width = 2.0 $\mu\text{s}$ MT2 (+), G(+) All Types MT2 (+), G(-) 2N6151 thru 2N6153 MT2 (-), G(-) All Types MT2 (-), G(+) 2N6151 thru 2N6153	$V_{GT}$	— — — —	0.9 0.9 1.1 1.4	2.0 2.5 2.0 2.5	Volts
*MT2 (+), G(+); MT2 (-), G(-) $T_C = -40^\circ\text{C}$ All Types *MT2 (+), G(-); MT2 (-), G(+) $T_C = -40^\circ\text{C}$ 2N6151 thru 2N6153		— —	— —	2.5 3.0	
Main Terminal Voltage = Rated $V_{DRM}$ , $R_L = 10$ k ohms, $T_J = 100^\circ\text{C}$ *MT2 (+), G(+); MT2 (-), G(-) All Types *MT2 (+), G(-); MT2 (-), G(+) 2N6151 thru 2N6153		0.2 0.2	— —	— —	
Holding Current (Either Direction) Main Terminal Voltage = 12 Vdc, Gate Open, Initiating Current = 200 mA	$I_H$	— —	6.0 —	40 75*	mA
*Turn-On Time Main Terminal Voltage = Rated $V_{DRM}$ , $I_{TM} = 14$ A Gate Source Voltage = 12 V, $R_S = 100$ Ohms, Rise Time = 0.1 $\mu\text{s}$ , Pulse Width = 2.0 $\mu\text{s}$	$t_{gt}$	—	1.5	2.0	$\mu\text{s}$
Blocking Voltage Application Rate at Commutation, $f = 60$ Hz, $T_C = 75^\circ\text{C}$ On-State Conditions: $I_{TM} = 14$ A, Pulse Width = 4.0 ms, $di/dt = 5.3$ A/ms Off-State Conditions: Main Terminal Voltage = Rated $V_{DRM}$ (200 $\mu\text{s}$ min), Gate Source Voltage = 0 V, $R_S = 100$ $\Omega$	$dv/dt$	—	5.0	—	V/ $\mu\text{s}$

\*Indicates JEDEC Registered Data

#### NOTES:

1. Ratings apply for open gate conditions. Thyristor devices shall not be tested with a constant current source for blocking capability such that the voltage applied exceeds the rated blocking voltage.
2. Torque rating applies with use of torque washer (Shakeproof WD19522 #6 or equivalent). Mounting torque in excess of 8 in. lbs. does not appreciably lower case-to-sink thermal resistance. Anode lead and heatsink contact pad are common.  
For soldering purposes (either terminal connection or device mounting), soldering temperatures shall not exceed  $+230^\circ\text{C}$ .

Trigger devices are recommended for gating on Triacs

Triggers Provide:

1. Consistent predictable turn-on points.
2. Simplified circuitry.
3. Fast turn-on time for cooler, more efficient and reliable operation.

Electrical Characteristics		For General Usage		For Lamp Dimmer
Symbol		MBS4991	MBS4992	MBS100
$V_S =$		6.0–10 V	7.5–9.0 V	3.0–5.0 V
$I_S =$		350 $\mu\text{A}$ Max	120 $\mu\text{A}$ Max	100–400 $\mu\text{A}$
$V_{S1}-V_{S2} =$		0.5 V Max	0.2 V Max	0.35 V Max
Temperature Coefficient = $0.02\%/^\circ\text{C}$ Typ				

See AN-526 for Theory and Characteristics of Silicon Bidirectional Switches.

FIGURE 1 - AVERAGE CURRENT DERATING




FIGURE 2 - RMS CURRENT DERATING




FIGURE 3 - POWER DISSIPATION




FIGURE 4 - POWER DISSIPATION




FIGURE 5 - TYPICAL GATE TRIGGER VOLTAGE




FIGURE 6 - TYPICAL GATE TRIGGER CURRENT




FIGURE 7 – MAXIMUM ON-STATE CHARACTERISTICS




FIGURE 8 – TYPICAL HOLDING CURRENT




FIGURE 9 – MAXIMUM ALLOWABLE SURGE CURRENT





FIGURE 10 – THERMAL RESPONSE





# MOTOROLA

# 2N6157 thru 2N6165



## SILICON BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for industrial and military applications for the control of ac loads in applications such as light dimmers, power supplies, heating controls, motor controls, welding equipment and power switching systems; or wherever full-wave, silicon gate controlled solid-state devices are needed.

- Glass Passivated Junctions and Center Gate Fire
- Isolated Stud for Ease of Assembly
- Gate Triggering Guaranteed In All 4 Quadrants

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
*Peak Repetitive Off-State Voltage ( $T_J = -65$ to $+125^\circ\text{C}$ ) 1/2 Sine Wave 50 to 60 Hz, Gate Open	$V_{DRM}$		Volts
*Peak Principal Voltage			
2N6157, 2N6160, 2N6163		200	
2N6158, 2N6161, 2N6164		400	
2N6159, 2N6162, 2N6165		600	
*Peak Gate Voltage	$V_{GM}$	10	Volts
*RMS On-State Current ( $T_C = -65$ to $+85^\circ\text{C}$ ) ( $T_C = +100^\circ\text{C}$ ) Full Sine Wave, 50 to 60 Hz	$I_T(\text{RMS})$	30 20	Amp
*Peak Non-Repetitive Surge Current (One Full Cycle of surge current at 60 Hz, preceded and followed by a 30 ARMS current, $T_J = +125^\circ\text{C}$ )	$I_{TSM}$	250	Amp
Circuit Fusing Considerations ( $T_J = -65$ to $+125^\circ\text{C}$ , $t = 1.0$ to $8.3$ ms)	$I^2t$	210	$\text{A}^2\text{s}$
*Peak Gate Power ( $T_J = +80^\circ\text{C}$ , Pulse Width = $2.0$ $\mu\text{s}$ )	$P_{GM}$	20	Watts
*Average Gate Power ( $T_J = +80^\circ\text{C}$ , $t = 8.3$ ms)	$P_G(\text{AV})$	0.5	Watt
*Peak Gate Current	$I_{GM}$	2.0	Amp
*Operating Junction Temperature Range	$T_J$	$-65$ to $+125$	$^\circ\text{C}$
*Storage Temperature Range	$T_{stg}$	$-65$ to $+150$	$^\circ\text{C}$
*Stud Torque 2N6160 thru 2N6165		30	in. lb.

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
*Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^\circ\text{C}/\text{W}$


\*Indicates JEDEC Registered Data.

### TRIACS

30 AMPERES RMS  
200-600 VOLTS


# 2.3

2N6157-59




CASE 174-03

2N6160-62



CASE 263-03

2N6163-65



CASE 311-01



ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
* Peak Blocking Current (Either Direction) Rated $V_{DRM}$ @ $T_J = 125^\circ\text{C}$	$I_{DRM}$	—	—	2.0	mA
* Peak On-State Voltage (Either Direction) $I_{TM} = 42$ A Peak, Pulse Width = 1.0 to 2.0 ms, Duty Cycle $\leq 2.0\%$	$V_{TM}$	—	1.5	2.0	Volts
Gate Trigger Current, Continuous dc (1) Main Terminal Voltage = 12 Vdc, $R_L = 50$ Ohms MT2 (+), G(+) — MT2 (+), G(-) — MT2 (-), G(-) — MT2 (-), G(+) — *MT2 (+), G(+); MT2 (-), G(-) $T_C = -65^\circ\text{C}$ *MT2 (+), G(-); MT2 (-), G(+) $T_C = -65^\circ\text{C}$	$I_{GT}$	— — — — —	15 20 20 30	60 70 70 100	mA
Gate Trigger Voltage, Continuous dc Main Terminal Voltage = 12 Vdc, $R_L = 50$ Ohms MT2 (+), G(+) — MT2 (+), G(-) — MT2 (-), G(-) — MT2 (-), G(+) — *All Quadrants, $T_C = -65^\circ\text{C}$ *Main Terminal Voltage = Rated $V_{DRM}$ , $R_L = 10$ k ohms, $T_J = +125^\circ\text{C}$	$V_{GT}$	— — — — —	0.8 0.7 0.85 1.1	2.0 2.1 2.1 2.5	Volts
Holding Current Main Terminal Voltage = 12 Vdc, Gate Open Initiating Current = 500 mA MT2 (+) — MT2 (-) — *Either Direction, $T_C = -65^\circ\text{C}$	$I_H$	— — —	8 10 —	70 80 200	mA
*Turn-On Time Main Terminal Voltage = Rated $V_{DRM}$ , $I_{TM} = 42$ A, Gate Source Voltage = 12 V, $R_S = 50$ Ohms, Rise Time = 0.1 $\mu\text{s}$ , Pulse Width = 2.0 $\mu\text{s}$	$t_{gt}$	—	1.0	2.0	$\mu\text{s}$
Blocking Voltage Application Rate at Commutation, $f = 60$ Hz, $T_C = 85^\circ\text{C}$ On-State Conditions: $I_{TM} = 42$ A, Pulse Width = 4.0 ms, $di/dt = 17.5$ A/ms Off State Conditions: Main Terminal Voltage = Rated $V_{DRM}$ (200 $\mu\text{s}$ min), Gate Source Voltage = 0 V, $R_S = 50$ $\Omega$	$dv/dt(c)$	—	5.0	—	V/ $\mu\text{s}$

\*Indicates JEDEC Registered Data.

(1) All voltage polarity reference to main terminal 1.

FIGURE 1 — RMS CURRENT DERATING




FIGURE 2 — POWER DISSIPATION




FIGURE 3 – TYPICAL GATE TRIGGER VOLTAGE




FIGURE 4 – TYPICAL GATE TRIGGER CURRENT




FIGURE 6 – TYPICAL HOLDING CURRENT




FIGURE 5 – MAXIMUM ON-STATE CHARACTERISTICS




FIGURE 7 – MAXIMUM ALLOWABLE SURGE CURRENT





FIGURE 8 – TYPICAL THERMAL RESPONSE



2.3



**MOTOROLA**

**2N6167  
thru  
2N6170**

## REVERSE BLOCKING TRIODE THYRISTOR

... designed for industrial and consumer applications such as power supplies; battery chargers; temperature, motor, light and welder controls.

- Economical for a Wide Range of Uses
- High Surge Current —  $I_{TSM} = 240$  Amp
- Rugged Construction in Isolated Stud Package

## SILICON CONTROLLED RECTIFIER


20 AMPERES RMS  
100–600 VOLTS

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
*Peak Repetitive Forward and Reverse Blocking Voltage (1) ( $T_J = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}$ )	$V_{DRM}$ $V_{RRM}$		Volts
2N6167		100	
2N6168		200	
2N6169		400	
2N6170		600	
*Non-Repetitive Peak Reverse Blocking Voltage ( $t \leq 5.0$ ms)	$V_{RSM}$		Volts
2N6167		150	
2N6168		250	
2N6169		450	
2N6170		650	
*Average Forward Current ( $T_C = -40$ to $+65^{\circ}\text{C}$ ) ( $+85^{\circ}\text{C}$ )	$I_T(AV)$	13 6.5	Amp
*Peak Surge Current (One cycle, 60 Hz) ( $T_C = +65^{\circ}\text{C}$ ) (1.5 ms pulse @ $T_J = 100^{\circ}\text{C}$ Preceded and followed by no current or Voltage)	$I_{TSM}$	240 560	Amp
Circuit Fusing ( $T_J = -40$ to $+100^{\circ}\text{C}$ ) ( $t = 1.0$ to $8.3$ ms)	$I^2t$	235	$\text{A}^2\text{s}$
*Peak Gate Power	$P_{GM}$	5.0	Watts
*Average Gate Power	$P_{G(AV)}$	0.5	Watt
*Peak Forward Gate Current	$I_{GFM}$	2.0	Amp
*Operating Junction Temperature Range	$T_J$	$-40$ to $+100$	$^{\circ}\text{C}$
*Storage Temperature Range	$T_{stg}$	$-40$ to $+150$	$^{\circ}\text{C}$
*Stud Torque	—	30	in. lb.
<b>*THERMAL CHARACTERISTICS</b>			
Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.5	$^{\circ}\text{C/W}$

\*Indicates JEDEC Registered Data.

(1) Ratings apply for zero or negative gate voltage. Devices shall not have a positive bias applied to the gate concurrently with a negative potential on the anode. Devices should not be tested with a constant current source for forward or reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.



STYLE 1:  
1. CATHODE  
2. GATE  
3. ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.00	14.20	0.551	0.559
B	12.73	12.83	0.501	0.505
C	—	32.51	—	1.280
F	—	4.06	—	0.160
G	2.16	2.41	0.085	0.095
H	1.60	2.01	0.063	0.079
J	10.67	11.56	0.420	0.455
K	7.62	8.89	0.300	0.350
L	6.48	6.99	0.255	0.275
Q	1.40	2.16	0.055	0.085
T	3.43	3.81	0.135	0.150

CASE 311-01

2.3

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Forward Blocking Current ( $V_D = \text{Rated } V_{DRM}$ , gate open, $T_J = 100^\circ\text{C}$ ) 2N6167 2N6168 2N6169 2N6170	$I_{DRM}$	—	1.0 1.0 1.0 1.0	2.0 2.5 3.0 4.0	mA
*Peak Reverse Blocking Current ( $V_R = \text{Rated } V_{RRM}$ , gate open, $T_J = 100^\circ\text{C}$ ) 2N6167 2N6168 2N6169 2N6170	$I_{RRM}$	— — — —	1.0 1.0 1.0 1.0	2.0 2.5 3.0 4.0	mA
*Peak Forward "On" Voltage ( $I_{TM} = 41 \text{ A Peak}$ )	$V_{TM}$	—	1.5	1.7	Volts
Gate Trigger Current, Continuous dc ( $V_D = 12 \text{ V}$ , $R_L = 24 \Omega$ ) $*T_C = -40^\circ\text{C}$ $T_C = 25^\circ\text{C}$	$I_{GT}$	—	2.1	75 40	mA
Gate Trigger Voltage, Continuous dc ( $V_D = 12 \text{ V}$ , $R_L = 24 \Omega$ ) $*T_C = -40^\circ\text{C}$ $T_C = 25^\circ\text{C}$	$V_{GT}$	— —	0.8 0.63	2.5 1.6	Volts
Holding Current ( $V_D = 12 \text{ V}$ , gate open, $I_T = 200 \text{ mA}$ ) $*T_C = -40^\circ\text{C}$ $T_C = 25^\circ\text{C}$	$I_H$	—	— 3.5	90 50	mA
*Turn-On Time ( $t_d + t_r$ ) ( $I_{TM} = 41 \text{ Adc}$ , $V_D = \text{Rated } V_{DRM}$ , $I_{GT} = 200 \text{ mAdc}$ , Rise Time $\leq 0.05 \mu\text{s}$ , Pulse Width = $10 \mu\text{s}$ )	$t_{on}$	—	—	1.0	$\mu\text{s}$
Turn-Off Time ( $I_{TM} = 10 \text{ A}$ , $I_R = 10 \text{ A}$ ) ( $I_{TM} = 10 \text{ A}$ , $I_R = 10 \text{ A}$ , $T_J = 100^\circ\text{C}$ )	$t_{off}$	—	25 40	—	$\mu\text{s}$
Forward Voltage Application Rate ( $T_J = 100^\circ\text{C}$ , $V_D = \text{Rated } V_{DRM}$ )	$dv/dt$	—	50	—	$\text{V}/\mu\text{s}$

\*Indicates JEDEC Registered Data.

FIGURE 1 – AVERAGE CURRENT DERATING




FIGURE 2 – POWER DISSIPATION




FIGURE 3 – MAXIMUM ON STATE CHARACTERISTICS




FIGURE 4 – MAXIMUM NON-REPETITIVE SURGE CURRENT




FIGURE 5 – CHARACTERISTICS AND SYMBOLS




FIGURE 6 – THERMAL RESPONSE






FIGURE 7 - TYPICAL GATE TRIGGER CURRENT




FIGURE 8 - TYPICAL GATE TRIGGER VOLTAGE






FIGURE 9 - TYPICAL HOLDING CURRENT





# MOTOROLA

# 2N6236 thru 2N6241



## REVERSE BLOCKING TRIODE THYRISTORS

... PNP devices designed for high volume consumer applications such as temperature, light, and speed control; process and remote control, and warning systems where reliability of operation is important.

- Passivated Surface for Reliability and Uniformity
- Power Rated at Economical Prices
- Practical Level Triggering and Holding Characteristics
- Flat, Rugged, Thermopad Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- Recommended Electrical Replacement for C 106

### MAXIMUM RATINGS ( $T_C = 110^\circ\text{C}$ unless otherwise noted.)

Rating	Symbol	Value	Unit
*Repetitive Peak Forward and Reverse Blocking Voltage (Note 1)	$V_{DRM}$		Volts
(1/2 Sine Wave)			
2N6236		30	
2N6237		50	
2N6238		100	
2N6239		200	
2N6240		400	
2N6241		600	
*Non-Repetitive Peak Reverse Blocking Voltage	$V_{RSM}$		Volts
(1/2 Sine Wave,			
$R_{GK} = 1000$ ohms,			
$T_C = -40$ to $+110^\circ\text{C}$ )			
2N6236		50	
2N6237		100	
2N6238		150	
2N6239		250	
2N6240		450	
2N6241		650	
*Average On-State Current	$I_T(AV)$		Amp
( $T_C = -40$ to $+90^\circ\text{C}$ )		2.6	
( $T_C = +100^\circ\text{C}$ )		1.6	
*Surge On-State Current	$I_{TSM}$		Amp
(1/2 Sine Wave, 60 Hz, $T_C = +90^\circ\text{C}$ )		25	
(1/2 Sine Wave, 1.5 ms, $T_C = +90^\circ\text{C}$ )		35	
Circuit Fusing	$I^2t$	2.6	$\text{A}^2\text{s}$
( $T_C = -40$ to $110^\circ\text{C}$ , $t = 1.0$ to $8.3$ ms)			
*Peak Gate Power	$P_{GM}$	0.5	Watts
(Pulse Width = $10$ $\mu\text{s}$ , $T_C = 90^\circ\text{C}$ )			
*Average Gate Power	$P_{G(AV)}$	0.1	Watt
( $t = 8.3$ ms, $T_C = 90^\circ\text{C}$ )			
Peak Forward Gate Current	$I_{GM}$	0.2	Amp
Peak Reverse Gate Voltage	$V_{RGM}$	6.0	Volts
*Operating Junction Temperature Range	$T_J$	$-40$ to $+110$	$^\circ\text{C}$
*Storage Temperature Range	$T_{stg}$	$-40$ to $+150$	$^\circ\text{C}$
Mounting Torque		6.0	in.lb
(Note 2)			

### THERMAL CHARACTERISTICS



Characteristic	Symbol	Min	Max	Unit
*Thermal Resistance, Junction to Case	$R_{\theta JC}$	—	3.0	$^\circ\text{C/W}$
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	—	75	$^\circ\text{C/W}$

\*Indicates JEDEC Registered Data.

## SILICON CONTROLLED RECTIFIERS

4.0 AMPERES RMS  
30 thru 600 VOLTS

# 2.3



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.65	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3 $^\circ$ TYP		3 $^\circ$ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	0.90			

CASE 77-04 TO-126

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  and  $R_{GK} = 1000$  ohms unless otherwise noted)

Characteristics	Symbol	Min	Typ	Max	Unit
*Peak Forward Blocking Current (Note 1) (Rated $V_{DRM}$ , $T_C = 110^\circ\text{C}$ )	$I_{DRM}$	—	—	200	$\mu\text{A}$
*Peak Reverse Blocking Current (Note 1) (Rated $V_{RRM}$ , $T_C = 110^\circ\text{C}$ )	$I_{RRM}$	—	—	200	$\mu\text{A}$
*Peak Forward "On" Voltage ( $I_{TM} = 8.2$ A Peak, Pulse Width = 1 to 2 ms, 2% Duty Cycle)	$V_{TM}$	—	—	2.2	Volts
Gate Trigger Current (Continuous dc) (Note 3) ( $V_{AK} = 12$ Vdc, $R_L = 24$ Ohms) *( $V_{AK} = 12$ Vdc, $R_L = 24$ Ohms, $T_C = -40^\circ\text{C}$ )	$I_{GT}$	—	—	200 500	$\mu\text{A}$
Gate Trigger Voltage (Continuous dc) (Source Voltage = 12 V, $R_S = 50$ Ohms) *( $V_{AK} = 12$ Vdc, $R_L = 24$ Ohms, $T_C = -40^\circ\text{C}$ )	$V_{GT}$	—	—	1.0	Volts
Gate Non-Trigger Voltage ( $V_{AK} = \text{Rated } V_{DRM}$ , $R_L = 100$ Ohms, $T_C = 110^\circ\text{C}$ )	$V_{GD}$	0.2	—	—	Volts
Holding Current ( $V_{AK} = 12$ Vdc, $I_{GT} = 2.0$ mA) $T_C = 25^\circ\text{C}$ *(Initiating On-State Current = 200 mA) $T_C = -40^\circ\text{C}$	$I_H$	—	—	5.0 10	mA
*Total Turn-On Time (Source Voltage = 12 V, $R_S = 6.0$ k Ohms) ( $I_{TM} = 8.2$ A, $I_{GT} = 2.0$ mA, Rated $V_{DRM}$ ) (Rise Time = 20 ns, Pulse Width = 10 $\mu\text{s}$ )	$t_{gt}$	—	—	2.0	$\mu\text{s}$
Forward Voltage Application Rate ( $V_D = \text{Rated } V_{DRM}$ , $T_C = 110^\circ\text{C}$ )	$dv/dt$	—	10	—	V/ $\mu\text{s}$

\*Indicates JEDEC Registered Data

## NOTES:

1. Ratings apply for zero or negative gate voltage. Devices shall not have a positive bias applied to the gate concurrently with a negative potential on the anode. Devices should not be tested with a constant current source for forward or reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.

2. Torque rating applies with use of compression washer (B52200-F006 or equivalent). Mounting torque in excess of 6 in. lb. does not appreciably lower case-to-sink thermal resistance. Anode lead and heatsink contact pad are common. (See AN-209 B)

For soldering purposes (either terminal connection or device mounting), soldering temperatures shall not exceed  $+200^\circ\text{C}$ . For optimum results, an activated flux (oxide removing) is recommended.

3. Measurement does not include  $R_{GK}$  current.

## CURRENT DERATING

FIGURE 1 — MAXIMUM CASE TEMPERATURE





FIGURE 2 — MAXIMUM AMBIENT TEMPERATURE





# MOTOROLA

## 2N6342 thru 2N6349




### BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for full-wave ac control applications, such as light dimmers, motor controls, heating controls and power supplies; or wherever full-wave silicon gate controlled solid-state devices are needed. Triac type thyristors switch from a blocking to a conducting state for either polarity of applied anode voltage with positive or negative gate triggering.

- Blocking Voltage to 800 Volts
- All Diffused and Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- Gate Triggering Guaranteed in Two Modes (2N6342, 2N6343, 2N6344, 2N6345) or Four Modes (2N6346, 2N6347, 2N6348, 2N6349)
- For 400 Hz Operation, Consult Factory
- 12 Ampere Devices Available as 2N6342A thru 2N6349A

### TRIACS

8 AMPERES RMS  
50-800 VOLTS




# 2.3

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
*Peak Repetitive Off-State Voltage ( $T_J = -40$ to $+100^\circ\text{C}$ ) ½ Sine Wave 50 to 60 Hz, Gate Open	$V_{DRM}$		Volts
2N6342, 2N6346		200	
2N6343, 2N6347		400	
2N6344, 2N6348		600	
2N6345, 2N6349		800	
*RMS On-State Current ( $T_C = +80^\circ\text{C}$ ) Full Cycle Sine Wave 50 to 60 Hz ( $T_C = +90^\circ\text{C}$ )	$I_T(\text{RMS})$	8.0 4.0	Amp
*Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz, $T_J = +80^\circ\text{C}$ ) preceded and followed by 10 Rated Current	$I_{TSM}$	100	Amp
Circuit Fusing ( $T_J = -40$ to $+100^\circ\text{C}$ , $t = 1.0$ to 8.3 ms)	$I^2t$	40	$\text{A}^2\text{s}$
*Peak Gate Power ( $T_C = +80^\circ\text{C}$ , Pulse Width = 2.0 $\mu\text{s}$ )	$P_{GM}$	20	Watts
*Average Gate Power ( $T_C = +80^\circ\text{C}$ , $t = 8.3$ ms)	$P_{G(AV)}$	0.5	Watt
*Peak Gate Current	$I_{GM}$	2.0	Amp
*Peak Gate Voltage	$V_{GM}$	10	Volts
*Operating Junction Temperature Range	$T_J$	$-40$ to $+125$	$^\circ\text{C}$
*Storage Temperature Range	$T_{stg}$	$-40$ to $+150$	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
* Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.2	$^\circ\text{C}/\text{W}$
*Indicates JEDEC Registered Data.			



STYLE 4:

- PIN 1, MT1
- MT2
- GATE
- MT2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.80	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

CASE 221A-02

TO-220 AB

All JEDEC dimensions and notes apply

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ , and Either Polarity of MT2 to MT1 Voltage, unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Off-State Current $V_D = \text{Rated } V_{DRM} @ T_J = 100^\circ\text{C}, \text{ Gate Open}$	$I_{DRM}$	—	—	2.0	mA
*Peak On-State Voltage $I_{TM} = 11 \text{ A Peak; Pulse Width} = 1.0 \text{ to } 2.0 \text{ ms, Duty Cycle} \leq 2.0 \%$	$V_{TM}$	—	1.3	1.55	Volts
Gate Trigger Current, Continuous dc $V_D = 12 \text{ Vdc}, R_L = 100 \text{ Ohms}$ Minimum Gate Pulse Width = $2.0 \mu\text{s}$ MT2 (+), G(+) All Types MT2 (+), G(-) 2N6346 thru 49 MT2 (-), G(-) All Types MT2 (-), G(+) 2N6346 thru 49	$I_{GT}$	— — — —	12 12 20 35	50 75 50 75	mA
*MT2 (+), G(+); MT2 (-), G(-) $T_C = -40^\circ\text{C}$ All Types *MT2 (+), G(-); MT2 (-), G(+) $T_C = -40^\circ\text{C}$ 2N6346 thru 49, MAC221		— —	— —	100 125	
Gate Trigger Voltage, Continuous dc $V_D = 12 \text{ Vdc}, R_L = 100 \text{ Ohms}$ Minimum Gate Pulse Width = $2.0 \mu\text{s}$ MT2 (+), G(+) All Types MT2 (+), G(-) 2N6346 thru 49 MT2 (-), G(-) All Types MT2 (-), G(+) 2N6346 thru 49	$V_{GT}$	— — — —	0.9 0.9 1.1 1.4	2.0 2.5 2.0 2.5	Volts
*MT2 (+), G(+); MT2 (-), G(-) $T_C = -40^\circ\text{C}$ All Types *MT2 (+), G(-); MT2 (-), G(+) $T_C = -40^\circ\text{C}$ 2N6346 thru 49, MAC221		— —	— —	2.5 3.0	
$V_D = \text{Rated } V_{DRM}, R_L = 10 \text{ k Ohms}, T_J = 100^\circ\text{C}$ *MT2 (+), G(+); MT2 (-), G(-) All Types *MT2 (+), G(-); MT2 (-), G(+) 2N6346 thru 49, MAC221		0.2 0.2	— —	— —	
*Holding Current $V_D = 12 \text{ Vdc}, \text{ Gate Open}$ $I_T = 200 \text{ mA}$	$I_H$	— —	6.0 —	40 75	mA
*Turn-On Time $V_D = \text{Rated } V_{DRM}, I_{TM} = 11 \text{ A},$ $I_{GT} = 120 \text{ mA}, \text{ Rise Time} = 0.1 \mu\text{s},$ Pulse Width = $2.0 \mu\text{s}$	tgt	—	1.5	2.0	$\mu\text{s}$
Critical Rate of Rise of Commutation Voltage $V_D = \text{Rated } V_{DRM}, I_{TM} = 11 \text{ A},$ Computing $di/dt = 4.3 \text{ A/ms},$ Gate Unenergized, $T_C = 80^\circ\text{C}$	$dv/dt(c)$	—	5.0	—	$\text{V}/\mu\text{s}$

\*Indicates JEDEC Registered Data

FIGURE 1 – RMS CURRENT DERATING




FIGURE 2 – ON-STATE POWER DISSIPATION




FIGURE 3 – TYPICAL GATE TRIGGER VOLTAGE




FIGURE 4 – TYPICAL GATE TRIGGER CURRENT




FIGURE 5 – ON-STATE CHARACTERISTICS




FIGURE 6 – TYPICAL HOLDING CURRENT




FIGURE 7 – MAXIMUM NON-REPETITIVE SURGE CURRENT







FIGURE 8 – TYPICAL THERMAL RESPONSE



2.3



# MOTOROLA

# 2N6342A thru 2N6349A



## BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for full-wave ac control applications, such as light dimmers, motor controls, heating controls and power supplies; or wherever full-wave silicon gate controlled solid-state devices are needed. Triac type thyristors switch from a blocking to a conducting state for either polarity of applied anode voltage with positive or negative gate triggering.

- Blocking Voltage to 800 Volts
- All Diffused and Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- Gate Triggering Guaranteed in Two Modes (2N6342A, 2N6343A, 2N6344A, 2N6345A) or Four Modes (2N6346A, 2N6347A, 2N6348A, 2N6349A)
- For 400 Hz Operation, Consult Factory
- 8 Ampere Devices Available as 2N6342 thru 2N6349

## MAXIMUM RATINGS


Rating	Symbol	Value	Unit
*Peak Repetitive Off-State Voltage ( $T_J = -40$ to $+110^\circ\text{C}$ ) ½ Sine Wave 50 to 60 Hz, Gate Open	$V_{DRM}$		Volts
2N6342A, 2N6346A		200	
2N6343A, 2N6347A		400	
2N6344A, 2N6348A		600	
2N6345A, 2N6349A		800	
*RMS On-State Current (Full cycle, Sine Wave, 50 to 60 Hz)	$I_T(\text{RMS})$	12 6.0	Amp
$T_C = +80^\circ\text{C}$ $T_C = +95^\circ\text{C}$			
*Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz, $T_C = +80^\circ\text{C}$ , Preceded and Followed by Rated Current)	$I_{TSM}$	120	Amps
Circuit Fusing ( $T_J = -40$ to $+110^\circ\text{C}$ , $t = 1.0$ to $8.3$ ms)	$I^2t$	59	$\text{A}^2\text{s}$
*Peak Gate Power ( $T_C = +80^\circ\text{C}$ , Pulse Width = $2.0 \mu\text{s}$ )	$P_{GM}$	20	Watts
*Average Gate Power ( $T_C = +80^\circ\text{C}$ , $t = 8.3$ ms)	$P_{G(AV)}$	0.5	Watt
*Peak Gate Current	$I_{GM}$	2.0	Amp
*Peak Gate Voltage	$V_{GM}$	$\pm 10$	Volts
*Operating Junction Temperature Range	$T_J$	$-40$ to $+125$	$^\circ\text{C}$
*Storage Temperature Range	$T_{stg}$	$-40$ to $+150$	$^\circ\text{C}$

## THERMAL CHARACTERISTIC


Characteristic	Symbol	Max	Unit
*Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.0	$^\circ\text{C/W}$
*Indicates JEDEC Registered Data.			

## TRIACS

12 AMPERES RMS  
200-800 VOLTS



# 2.3



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
O	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	1.39	0.045	0.055
Z	-	2.03	-	0.080

CASE 221A-02  
TO-220 AB

All JEDEC dimensions and notes apply

# 2N6342A thru 2N6349A

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Off-State Current $V_D = \text{Rated } V_{DRM}, T_J = 110^\circ\text{C}, \text{Gate Open}$	$I_{DRM}$	—	—	2.0	mA
*Peak On-State Voltage (Either Direction) $I_{TM} = 17 \text{ A Peak; Pulse Width} = 1.0 \text{ to } 2.0 \text{ ms, Duty Cycle} \leq 2.0 \%$	$V_{TM}$	—	1.3	1.75	Volts
Gate Trigger Current, Continuous dc $V_D = 12 \text{ Vdc}, R_L = 100 \text{ ohms}$ Minimum Gate Pulse Width = $2.0 \mu\text{s}$ MT2 (+), G(+) All Types MT2 (+), G(-) 2N6346A thru 2N6349A MT2 (-), G(-) All Types MT2 (-), G(+) 2N6346A thru 2N6349A	$I_{GT}$	— — — —	6.0 6.0 10 25	50 75 50 75	mA
*MT2 (+), G(+); MT2 (-), G(-) $T_C = -40^\circ\text{C}$ All Types *MT2 (+), G(-); MT2 (-), G(+) $T_C = -40^\circ\text{C}$ 2N6346A thru 2N6349A		— —	— —	100 125	
*Peak Gate Trigger Voltage $V_D = 12 \text{ Vdc}, R_L = 100 \text{ ohms}$ Minimum Gate Pulse Width = $2.0 \mu\text{s}$ MT2 (+), G(+) All Types MT2 (+), G(-) 2N6346A thru 2N6349A MT2 (-), G(-) All Types MT2 (-), G(+) 2N6346A thru 2N6349A	$V_{GT}$	— — — —	0.9 0.9 1.1 1.4	2.0 2.5 2.0 2.5	Volts
*MT2 (+), G(+); MT2 (-), G(-) $T_C = -40^\circ\text{C}$ All Types *MT2 (+), G(-); MT2 (-), G(+) $T_C = -40^\circ\text{C}$ 2N6346A thru 2N6349A		— —	— —	2.5 3.0	
$V_D = \text{Rated } V_{DRM}, R_L = 10 \text{ k ohms}, T_J = 100^\circ\text{C}$ *MT2 (+), G(+); MT2 (-), G(-) All Types *MT2 (+), G(-); MT2 (-), G(+) 2N6346A thru 2N6349A		0.2 0.2	— —	— —	
Holding Current (Either Direction) $V_D = 12 \text{ Vdc}, \text{Gate Open}$ $I_T = 200 \text{ mA}$	$I_H$	— —	6.0 —	40 75	mA
*Turn-On Time $V_D = \text{Rated } V_{DRM}, I_{TM} = 17 \text{ A}$ $I_{GT} = 120 \text{ mA}, \text{Rise Time} = 0.1 \mu\text{s}$ Pulse Width = $2.0 \mu\text{s}$	tgt	—	1.5	2.0	$\mu\text{s}$
Critical Rate of Rise of Commutation Voltage $V_D = \text{Rated } V_{DRM}, I_{TM} = 17 \text{ A}, \text{Commutating}$ $di/dt = 6.5 \text{ A/ms, Gate Unenergized}$ $T_C = 80^\circ\text{C}$	$dv/dt(c)$	—	5.0	—	V/ $\mu\text{s}$

\*Indicates JEDEC Registered Data

FIGURE 1 — RMS CURRENT DERATING




FIGURE 2 — ON-STATE POWER DISSIPATION




FIGURE 3 – TYPICAL GATE TRIGGER VOLTAGE




FIGURE 4 – TYPICAL GATE TRIGGER CURRENT




FIGURE 5 – ON-STATE CHARACTERISTICS




FIGURE 6 – TYPICAL HOLDING CURRENT




FIGURE 7 – MAXIMUM NON-REPETITIVE SURGE CURRENT





FIGURE 8 – TYPICAL THERMAL RESPONSE



2.3


**MOTOROLA**

**2N6394 MCR220-5**  
**thru MCR220-7**  
**2N6399 MCR220-9**




### REVERSE BLOCKING TRIODE THYRISTORS

... designed primarily for half-wave ac control applications, such as motor controls, heating controls and power supplies.

- Glass Passivated Junctions with Center Gate Geometry for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- Blocking Voltage to 800 Volts

### SILICON CONTROLLED RECTIFIERS

**12 AMPERES RMS**  
**50-800 VOLTS**



**2.3**


### \*MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Forward and Reverse Blocking Voltage ( $T_J = -40$ to $125^\circ\text{C}$ )	$V_{RRM}$ $V_{DRM}$	50 100 200 300 400 500 600 700 800	Volts
RMS On-State Current (All Conduction Angles)	$I_T(\text{RMS})$	12	Amps
Peak Non-Repetitive Surge Current (1/2 cycle, Sine Wave, 60 Hz, $T_J = 125^\circ\text{C}$ )	$I_{TSM}$	100	Amps
Circuit Fusing ( $T_J = -40$ to $+125^\circ\text{C}$ , $t = 1.0$ to $8.3$ ms)	$I_{2t}$	40	$\text{A}^2\text{s}$
Forward Peak Gate Power	$P_{GM}$	20	Watts
Forward Average Gate Power	$P_{G(AV)}$	0.5	Watt
Forward Peak Gate Current	$I_{GM}$	2.0	Amps
Operating Junction Temperature Range	$T_J$	$-40$ to $+125$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-40$ to $+150$	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.0	$^\circ\text{C/W}$

\* Indicates JEDEC Registered Data.



STYLE 3  
 PIN 1. CATHODE  
 2. ANODE  
 3. GATE  
 4. ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
E	3.61	3.73	0.142	0.147
F	2.41	2.67	0.095	0.105
G	2.79	3.93	0.110	0.155
H	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
O	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

CASE 221A-02  
 TO-220 AB

All JEDEC dimensions and notes apply



ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
* Peak Forward Blocking Current ( $V_D = \text{Rated } V_{DRM}$ @ $T_J = 125^\circ\text{C}$ )	$I_{DRM}$	—	—	2.0	mA
* Peak Reverse Blocking Current ( $V_R = \text{Rated } V_{RRM}$ @ $T_J = 125^\circ\text{C}$ )	$I_{RRM}$	—	—	2.0	mA
* Forward "On" Voltage ( $I_{TM} = 24 \text{ A Peak}$ )	$V_{TM}$	—	1.7	2.2	Volts
* Gate Trigger Current (Continuous dc) ( $V_D = 12 \text{ Vdc}$ , $R_L = 100 \text{ Ohms}$ )	$I_{GT}$	—	5.0	30	mA
* Gate Trigger Voltage (Continuous dc) ( $V_D = 12 \text{ Vdc}$ , $R_L = 100 \text{ Ohms}$ )	$V_{GT}$	—	0.7	1.5	Volts
( $V_D = \text{Rated } V_{DRM}$ , $R_L = 100 \text{ Ohms}$ , $T_J = 125^\circ\text{C}$ )	$V_{GD}$	0.2	—	—	Volts
* Holding Current ( $V_D = 12 \text{ Vdc}$ )	$I_H$	—	6.0	40	mA
Turn-On Time ( $I_{TM} = 12 \text{ A}$ , $I_{GT} = 40 \text{ mAdc}$ , $V_D = \text{Rated } V_{DRM}$ )	$t_{gt}$	—	1.0	2.0	$\mu\text{s}$
Turn-Off Time ( $V_D = \text{Rated } V_{DRM}$ ) ( $I_{TM} = 12 \text{ A}$ , $I_R = 12 \text{ A}$ ) ( $I_{TM} = 12 \text{ A}$ , $I_R = 12 \text{ A}$ , $T_J = 125^\circ\text{C}$ )	$t_q$	—	15 35	—	$\mu\text{s}$
Critical Rate-of-Rise of Off-State Voltage Exponential ( $V_D = \text{Rated } V_{DRM}$ , $T_J = 125^\circ\text{C}$ )	$dv/dt$	—	50	—	$\text{V}/\mu\text{s}$

\* Indicates JEDEC Registered Data.

FIGURE 1 — CURRENT DERATING




FIGURE 2 — MAXIMUM ON-STATE POWER DISSIPATION




FIGURE 3 – ON-STATE CHARACTERISTICS




FIGURE 4 – MAXIMUM NON-REPETITIVE SURGE CURRENT





FIGURE 5 – THERMAL RESPONSE



## TYPICAL CHARACTERISTICS

FIGURE 6 – PULSE TRIGGER CURRENT




FIGURE 7 – GATE TRIGGER CURRENT




FIGURE 8 – GATE TRIGGER VOLTAGE





FIGURE 9 – HOLDING CURRENT





# MOTOROLA

## 2N6400 MCR221-5 thru MCR221-7 2N6405 MCR221-9



### REVERSE BLOCKING TRIODE THYRISTORS

designed primarily for half-wave ac control applications, such as motor controls, heating controls and power supplies; or wherever half-wave silicon gate-controlled, solid-state devices are needed.

- Glass Passivated Junctions with Center Gate Geometry for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- Blocking Voltage to 800 Volts

### \*MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Forward and Reverse Voltage	$V_{RRM}$		Volts
2N6400	$V_{DRM}$	50	
2N6401		100	
2N6402		200	
MCR221-5		300	
2N6403		400	
MCR221-7		500	
2N6404		600	
MCR221-9		700	
2N6405		800	
RMS On-State Current, $T_C = 90^\circ\text{C}$	$I_T(RMS)$	16	Amps
Average On-State Current	$I_T(AV)$	10	Amps
Peak Non-Repetitive Forward Surge Current (1/2 cycle, Sine Wave, 60 Hz, $T_J = 125^\circ\text{C}$ )	$I_{TSM}$	160	Amps
Circuit Fusing ( $T_J = -40$ to $+125^\circ\text{C}$ , $t = 1.0$ to $8.3$ ms)	$I_2t$	100	$\text{A}^2\text{s}$
Forward Peak Gate Power	$P_{GM}$	20	Watts
Forward Average Gate Power	$P_{G(AV)}$	0.5	Watt
Forward Peak Gate Current	$I_{GM}$	2.0	Amps
Operating Junction Temperature Range	$T_J$	$-40$ to $+125$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-40$ to $+150$	$^\circ\text{C}$


### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.5	$^\circ\text{C/W}$


\* Indicates JEDEC Registered Data.

### SILICON CONTROLLED RECTIFIER

16 AMPERES RMS  
50-800 VOLTS



## 2.3



DIM	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
E	3.61	3.73	0.142	0.147
F	2.41	2.67	0.095	0.105
G	2.79	3.93	0.110	0.155
H	0.36	0.56	0.014	0.022
I	12.70	14.27	0.500	0.562
J	1.14	1.39	0.045	0.055
K	4.83	5.33	0.190	0.210
L	2.54	3.04	0.100	0.120
M	2.04	2.79	0.080	0.110
N	1.14	1.39	0.045	0.055
O	5.97	6.48	0.235	0.255
P	0.00	1.27	0.000	0.050
Q	1.14	-	0.045	-
R	-	2.03	-	0.080

CASE 221A-02  
TO-220 AB

All JEDEC dimensions and notes apply

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Forward Blocking Current ( $V_D = \text{Rated } V_{DRM}$ @ $T_J = 125^\circ\text{C}$ )	$I_{DRM}$	—	—	2.0	mA
*Peak Reverse Blocking Current ( $V_R = \text{Rated } V_{RRM}$ @ $T_J = 125^\circ\text{C}$ )	$I_{RRM}$	—	—	2.0	mA
*Peak On-State Voltage ( $I_{TM} = 32 \text{ A}$ , Pulse Width $< 1 \text{ ms}$ , Duty Cycle $\leq 2\%$ )	$V_{TM}$	—	—	1.7	Volts
*Gate Trigger Current (Continuous dc) ( $V_D = 12 \text{ Vdc}$ , $R_L = 50 \text{ Ohms}$ )	$I_{GT}$	—	5.0	30	mA
*Gate Trigger Voltage (Continuous dc) ( $V_D = 12 \text{ Vdc}$ , $R_L = 50 \text{ Ohms}$ )	$V_{GT}$	— — 0.2	0.7 — —	1.5 2.5 —	Volts
*Holding Current ( $V_D = 12 \text{ Vdc}$ )	$I_H$	— — —	6.0 — —	40 60 —	mA
Turn-On Time ( $I_{TM} = 16 \text{ A}$ , $I_{GT} = 40 \text{ mAdc}$ , $V_D = \text{Rated } V_{DRM}$ )	$t_{gt}$	—	1.0	—	$\mu\text{s}$
Turn-Off Time ( $I_{TM} = 16 \text{ A}$ , $I_R = 16 \text{ A}$ , $V_D = \text{Rated } V_{DRM}$ )	$t_q$	—	15 35	— —	$\mu\text{s}$
Critical Rate-of-Rise of Off-State Voltage ( $V_D = \text{Rated } V_{DRM}$ , Exponential Waveform)	$dv/dt$	—	50	—	$\text{V}/\mu\text{s}$

\*Indicates JEDEC Registered Data.



**FIGURE 1 — AVERAGE CURRENT DERATING**

**FIGURE 2 — MAXIMUM ON-STATE POWER DISSIPATION**


FIGURE 3 – ON-STATE CHARACTERISTICS






FIGURE 4 – MAXIMUM NON-REPETITIVE SURGE CURRENT



2.3

FIGURE 5 – THERMAL RESPONSE





## TYPICAL TRIGGER CHARACTERISTICS

FIGURE 6 – PULSE TRIGGER CURRENT




FIGURE 7 – GATE TRIGGER CURRENT




FIGURE 8 – GATE TRIGGER VOLTAGE





FIGURE 9 – HOLDING CURRENT



**MOTOROLA**

**2N6504** **MCR225-5**  
**thru** **MCR225-7**  
**2N6509** **MCR225-9**  
**MCR225-12**



### 25 AMPERES RMS SILICON CONTROLLED RECTIFIERS

... designed primarily for half-wave ac control applications, such as motor controls, heating controls and power supply crowbar circuits.

- Glass Passivated Junctions with Center Gate Fire for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt Constructed for Low Thermal Resistance, High Heat Dissipation and Durability
- Blocking Voltage to 1000 Volts
- 300 A Surge Current Capability

#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Reverse Blocking Voltage (1)	$V_{RRM}$		Volts
*2N6504		50	
*2N6505		100	
*2N6506		200	
MCR225-5		300	
*2N6507		400	
MCR225-7		500	
*2N6508		600	
MCR225-9		700	
*2N6509		800	
MCR225-12		1000	
Forward Current ( $T_C = 85^\circ\text{C}$ ) (All Conduction Angles)	$I_T(RMS)$ $I_T(AV)$	25 16	Amps
Peak Nonrepetitive Surge Current — 8.3 ms (1/2 Cycle, Sine Wave) 1.5 ms	$I_{TSM}$	300 350	Amps
Forward Peak Gate Power	$P_{GM}$	20	Watts
Forward Average Gate Power	$P_{G(AV)}$	0.5	Watt
Forward Peak Gate Current	$I_{GM}$	2.0	Amps
Operating Junction Temperature Range	$T_J$	-40 to +125	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-40 to +150	$^\circ\text{C}$



#### \*THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.5	$^\circ\text{C/W}$

(1)  $V_{RRM}$  for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices should not be tested for blocking capability in a manner such that the voltage supplied exceeds the rated blocking voltage.

#### THYRISTORS

**25 AMPERES RMS**  
**50-1000 VOLTS**

**2.3**

STYLE 1:  
 PIN 1: BASE  
 2: COLLECTOR  
 3: EMITTER  
 4: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
H	2.41	2.67	0.095	0.105
J	2.79	3.93	0.110	0.155
K	0.36	0.56	0.014	0.022
L	12.70	14.27	0.500	0.562
N	1.14	1.39	0.045	0.055
R	4.83	5.33	0.190	0.210
S	2.54	3.04	0.100	0.120
T	2.04	2.79	0.080	0.110
U	1.14	1.39	0.045	0.055
V	5.97	6.48	0.235	0.255
Z	0.00	1.27	0.000	0.050
	1.14	-	0.045	-
	-	2.03	-	0.080

**CASE 221-02**  
**TO-220AB**

ALL JEDEC dimensions and notes apply

\*Indicates JEDEC Registered Data.

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Voltage ( $T_J = 125^\circ\text{C}$ )	$V_{DRM}$	50 100 200 300 400 500 600 700 800 1000	—	—	Volts
*Peak Forward Blocking Current (Rated $V_{DRM}$ @ $T_J = 125^\circ\text{C}$ )	$I_{DRM}$	—	—	2.0	mA
*Peak Reverse Blocking Current (Rated $V_{RRM}$ @ $T_J = 125^\circ\text{C}$ )	$I_{RRM}$	—	—	2.0	mA
*Forward "On" Voltage (1) ( $I_{TM} = 50\text{ A}$ )	$V_{TM}$	—	—	1.8	Volts
*Gate Trigger Current (Continuous dc) (Anode Voltage = 12 Vdc, $R_L = 100\text{ Ohms}$ , $T_C = 25^\circ\text{C}$ )	$I_{GT}$	—	—	40	mA
(Anode Voltage = 12 Vdc, $R_L = 100\text{ Ohms}$ , $T_C = -40^\circ\text{C}$ )		—	25	75	
*Gate Trigger Voltage (Continuous dc) (Anode Voltage = 12 Vdc, $R_L = 100\text{ Ohms}$ , $T_C = -40^\circ\text{C}$ )	$V_{GT}$	—	1.0	1.5	Volts
Gate Non-Trigger Voltage (Anode Voltage = Rated $V_{DRM}$ , $R_L = 100\text{ Ohms}$ , $T_J = 125^\circ\text{C}$ )	$V_{GD}$	0.2	—	—	Volts
*Holding Current (Anode Voltage = 12 Vdc, $T_C = -40^\circ\text{C}$ )	$I_H$	—	35	40	mA
*Turn-On Time ( $I_{TM} = 25\text{ A}$ , $I_{GT} = 50\text{ mAdc}$ )	$t_{gt}$	—	1.5	2.0	$\mu\text{s}$
Turn-Off Time ( $V_{DRM} = \text{rated voltage}$ ) ( $I_{TM} = 25\text{ A}$ , $I_R = 25\text{ A}$ )	$t_q$	—	15	—	$\mu\text{s}$
( $I_{TM} = 25\text{ A}$ , $I_R = 25\text{ A}$ , $T_J = 125^\circ\text{C}$ )		—	35	—	
Critical Rate of Rise of Off-State Voltage (Gate Open, Rated $V_{DRM}$ , Exponential Waveform)	$dv/dt$	—	50	—	$\text{V}/\mu\text{s}$

\*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .





FIGURE 3 — MAXIMUM FORWARD VOLTAGE




FIGURE 4 — MAXIMUM NON-REPETITIVE SURGE CURRENT




FIGURE 5 — CHARACTERISTICS AND SYMBOLS





FIGURE 6 — THERMAL RESPONSE



2.3

## TYPICAL TRIGGER CHARACTERISTICS

FIGURE 7 — GATE TRIGGER CURRENT




FIGURE 8 — GATE TRIGGER VOLTAGE





FIGURE 9 — HOLDING CURRENT



## THYRISTOR APPLICATION NOTES

- AN-240 SCR Power Control Fundamentals
- AN-295 Suppressing RFI in Thyristor Circuits
- AN-443 Directional and Speed Control for Series, Universal and Shunt Motors
- AN-482 Electronic Speed Control of Appliance Motors
- AN-527 Theory, Characteristics and Applications of the Programmable Unijunction Transistor
- AN-725 A Low-Cost 80 V-1.5 A Color TV Power Supply

To obtain copies of these notes list the AN number(s) on your company letterhead and send your request to:

Technical Information Center  
Motorola Semiconductor Products, Inc.  
P.O. Box 20912  
Phoenix, Arizona 85036



# MOTOROLA

# C35 series

## REVERSE BLOCKING TRIODE THYRISTOR

... designed primarily for half-wave ac control applications, such as motor controls, heating controls and power supplies; or wherever half-wave silicon gate-controlled, solid-state devices are needed.

- Glass Passivated Junctions and Center Gate Fire for Greater Parameter Uniformity and Stability
- Blocking Voltage to 800 Volts

## SILICON CONTROLLED RECTIFIER

35 AMPERE RMS  
25-800 VOLTS

### MAXIMUM RATINGS ( $T_J = 125^\circ\text{C}$ unless otherwise noted.)


Rating	Symbol	Value	Unit
Peak Repetitive Forward and Reverse Blocking Voltage (1) ( $T_C = -65$ to $+125^\circ\text{C}$ )	$V_{DRM}$ or $V_{RRM}$	25 50 100 150 200 250 300 400 500 600 700 800	Volts
Non-Repetitive Peak Reverse Voltage ( $T_C = -65$ to $+125^\circ\text{C}$ , $V < 5.0$ ms)	$V_{RSM}$	35 75 150 225 300 350 400 500 600 720 840 960	Volts
RMS On-State Current (All Conduction Angles)	$I_T(\text{RMS})$	35	Amp
Peak Non-Repetitive Surge Current (One cycle, 60 Hz)	$I_{TSM}$	225	Amp
Circuit Fusing ( $t = 1.0$ to $8.3$ ms)	$I^2t$	75	$\text{A}^2\text{s}$
Peak Gate Power	$P_{GM}$	5	Watts
Average Gate Power	$P_{G(AV)}$	0.5	Watt
Peak Reverse Gate Voltage	$V_{GRM}$	5	Volts
Operating Junction Temperature Range	$T_J$	$-65$ to $+125$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-65$ to $+150$	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.7	$^\circ\text{C}/\text{W}$

(1)  $V_{DRM}$  and  $V_{RRM}$  for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices should not be tested for blocking capability in a manner such that the voltage supplied exceeds the rated blocking voltage.

# 2.3



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	26.67	30.23	1.050	1.190
F	3.43	4.06	0.135	0.160
H	2.29	REF	0.090	REF
J	10.67	11.56	0.420	0.455
K	15.75	17.02	0.620	0.670
L	7.62	8.89	0.300	0.350
Q	1.40	2.16	0.055	0.085
R	1.65	REF	0.065	REF
T	12.73	12.93	0.501	0.505



STYLE 1:  
PIN 1. CATHODE  
2. GATE  
3. ANODE

CASE 263-03  
Similar to TO-48



ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Reverse or Forward Blocking Current ( $V_D = \text{Rated } V_{DRM}, T_C = +125^\circ\text{C}$ ) ( $V_R = \text{Rated } V_{RRM}, T_C = 125^\circ\text{C}$ )	$I_{DRM}$ or $I_{RRM}$	—	—	13	mA
C35U,F,A,G				12	
C35B				11	
C35H				10	
C35C				8	
C35D				6	
C35E				5	
C35M				4.5	
C35S				4	
C35N					
Average Forward or Reverse Blocking Current ( $V_D = \text{Rated } V_{DRM}, T_C = +125^\circ\text{C}$ ) ( $V_R = \text{Rated } V_{RRM}, T_C = 125^\circ\text{C}$ )	$I_{DRM} \text{ (AV)}$ or $I_{RRM} \text{ (AV)}$	—	—	6.5	mA
C35U,F,A,G				6	
C35B				5.5	
C35H				5	
C35C				4	
C35D				3	
C35E				2.5	
C35M				2.25	
C35S				2	
C35N					
Peak On-State Voltage ( $I_{TM} = 50.3 \text{ A peak, Pulse Width} < 1 \text{ ms, Duty Cycle} < 2.0\%$ )	$V_{TM}$	—	—	2	Volts
Gate Trigger Current, Continuous dc ( $V_D = 12 \text{ Vdc, } R_L = 50 \Omega$ ) ( $V_D = 12 \text{ Vdc, } R_L = 50 \Omega, T_C = -65^\circ\text{C}$ )	$I_{GT}$	—	6	40	mA
		—	—	80	
Gate Trigger Voltage, Continuous dc ( $V_D = 12 \text{ Vdc, } R_L = 50 \Omega, T_C = -65^\circ\text{C to } +125^\circ\text{C}$ ) ( $V_D = \text{Rated } V_{DRM}, R_L = 1000 \Omega, T_C = 125^\circ\text{C}$ )	$V_{GT}$	—	—	3	Volts
		.25			
Holding Current ( $V_D = 24 \text{ Vdc, Gate Supply} = 10 \text{ V, } 20 \Omega, 45 \mu\text{s minimum pulse width, } I_T = 0.5 \text{ A}$ )	$I_H$	—	—	100	mA
Critical Rate of Rise of Forward Blocking Voltage $V_D = \text{Rated } V_{DRM}, T_C = +125^\circ\text{C}$	$dv/dt$	10	—	—	$\text{V}/\mu\text{s}$
C35U,F,M,S,N		20	—	—	
C35A,G,B,H		25	—	—	
C35C,D,E					

FIGURE 1 — CURRENT DERATING  
(HALF-WAVE RECTIFIED SINE WAVE)FIGURE 2 — POWER DISSIPATION  
(HALF-WAVE SINE WAVE)



# MOTOROLA

# C106 series

## REVERSE BLOCKING TRIODE THYRISTORS

Glassivated PNP devices designed for high-volume consumer applications such as temperature, light, and speed control; process and remote control, and warning systems where reliability of operation is important.

- Glassivated Surface for Reliability and Uniformity
- Power Rated at Economical Prices
- Practical Level Triggering and Holding Characteristics
- Flat, Rugged, Thermopad Construction for Low Thermal Resistance, High Heat Dissipation and Durability

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Forward and Reverse Blocking Voltage	C106Q C106Y C106F C106A C106B C106C C106D C106E C106M	V <sub>DRM</sub> OR V <sub>RRM</sub> 15 30 50 100 200 300 400 500 600	Volts
R <sub>GK</sub> = 1 k $\Omega$ T <sub>C</sub> = -40 $^{\circ}$ to 110 $^{\circ}$ C			
RMS Forward Current (All Conduction Angles)	I <sub>T(RMS)</sub>	4	Amp
Average Forward Current T <sub>A</sub> = 30 $^{\circ}$ C	I <sub>T(AV)</sub>	2.55	Amp
Peak Non-Repetitive Surge Current (1/2 Cycle, 60 Hz, T <sub>J</sub> = -40 to +110 $^{\circ}$ C)	I <sub>TSM</sub>	20	Amp
Circuit Fusing t > 1.5 ms	I <sup>2</sup> <sub>t</sub>	0.5	A <sup>2</sup> s
Peak Gate Power	P <sub>GM</sub>	0.5	Watt
Average Gate Power	P <sub>G(AV)</sub>	0.1	Watt
Peak Forward Gate Current	I <sub>GFM</sub>	0.2	Amp
Peak Reverse Gate Voltage	V <sub>GRM</sub>	6	Volts
Operating Junction Temperature Range	T <sub>J</sub>	-40 to +110	$^{\circ}$ C
Storage Temperature Range	T <sub>stg</sub>	-40 to +150	$^{\circ}$ C
Mounting Torque (Note 1)		6	in. lb.

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R <sub><math>\theta</math>JC</sub>	3	$^{\circ}$ C/W
Thermal Resistance, Junction to Ambient	R <sub><math>\theta</math>JA</sub>	75	$^{\circ}$ C/W


NOTE 1. Torque rating applies with use of compression washer (B52200F006).

Mounting torque in excess of 6 in. lb. does not appreciably lower case-to-sink thermal resistance. Anode lead and heatsink contact pad are common. (See AN-290 B)


For soldering purposes (either terminal connection or device mounting), soldering temperatures shall not exceed +200 $^{\circ}$ C. For optimum results, an activated flux (oxide removing) is recommended.

## SILICON CONTROLLED RECTIFIER

4 AMPERES RMS  
15 thru 600 VOLTS



# 2.3



DIM	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.56	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M		30 TYP		30 TYP
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	—	—

CASE 77-04  
TO-126





# MOTOROLA

# C122 series


## REVERSE BLOCKING TRIODE THYRISTOR

... designed primarily for half-wave ac control applications, such as motor controls, heating controls and power supplies; or where ever half-wave silicon gate-controlled, solid-state devices are needed.

- Glass Passivated Junctions and Center Gate Fire for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- Blocking Voltage to 600 Volts
- Different Lead Form Configurations,  
Suffix (2) thru (6) available, see  
Thyristor Selection Guide for Information

## SILICON CONTROLLED RECTIFIER

8 AMPERES RMS  
50-600 VOLTS



# 2.3


## MAXIMUM RATINGS

Rating	(Note 2)	Symbol	Value	Unit
Repetitive Peak Off-State Voltage		$V_{DRM}$		Volts
Repetitive Peak Reverse Voltage		$V_{RRM}$		
	C122F		50	
	C122A		100	
	C122B		200	
	C122C		300	
	C122D		400	
	C122E		500	
	C122M		600	
Non-Repetitive Peak Reverse Voltage		$V_{RSM}$		Volts
	C122F		75	
	C122A		200	
	C122B		300	
	C122C		400	
	C122D		500	
	C122E		600	
	C122M		700	
Forward Current RMS (All Conduction Angles)	$T_C \leq 75^\circ C$	$I_T(RMS)$	8	Amps
Peak Forward Surge Current (1/2 Cycle, Sine Wave, 60 Hz,)		$I_{TSM}$	90	Amps
Circuit Fusing Considerations $t = 8.3 \text{ ms}$		$I^2 t$	34	$A^2 s$
Forward Peak Gate Power ( $t = 10 \mu s$ )		$P_{GM}$	5	Watts
Forward Average Gate Power		$P_{G(AV)}$	0.5	Watt
Forward Peak Gate Current		$I_{GM}$	2	Amps
Operating Junction Temperature Range		$T_J$	-40 to +100	$^\circ C$
Storage Temperature Range		$T_{stg}$	-40 to +125	$^\circ C$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.8	$^\circ C/W$

- (1)  $V_{DRM}$  for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices should not be tested for blocking capability in a manner such that the voltage supplied exceeds the rated blocking voltage.
- (2) Add lead form suffix designator ("1") to part number for lead configurations 2 thru 6. See Thyristor Selection Guide for Information.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.80	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
O	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

CASE 221-02  
TO-220 AB

All JEDEC dimensions and notes apply  
NOTE: SUFFIX (1) Lead Configuration  
Available as standard.

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Current ( $V_D = \text{Rated } V_{DRM}$ )	$I_{DRM}$	—	—	0.1 0.5	mA
Peak Reverse Blocking Current ( $V_R = \text{Rated } V_{RRM}$ )	$I_{RRM}$	—	—	0.1 0.5	mA
Peak On-State Voltage (1) ( $I_{TM} = 16 \text{ A Peak}, T_C = 25^\circ\text{C}$ )	$V_{TM}$	—	—	1.83	Volts
Gate Trigger Current (Continuous dc) ( $V_D = 6 \text{ V}, R_L = 91 \text{ Ohms}, T_C = 25^\circ\text{C}$ ) ( $V_D = 6 \text{ V}, R_L = 45 \text{ Ohms}, T_C = -40^\circ\text{C}$ )	$I_{GT}$	—	—	25 40	mA
Gate Trigger Voltage (Continuous dc) ( $V_D = 6 \text{ V}, R_L = 91 \text{ Ohms}, T_C = 25^\circ\text{C}$ ) ( $V_D = 6 \text{ V}, R_L = 45 \text{ Ohms}, T_C = -40^\circ\text{C}$ ) ( $V_D = \text{Rated } V_{DRM}, R_L = 1000 \text{ Ohms}, T_C = 100^\circ\text{C}$ )	$V_{GT}$	— — 0.2	— — —	1.5 2 —	Volts
Holding Current ( $V_D = 24 \text{ Vdc}, I_T = 0.5 \text{ A}$ , 0.1 to 10 ms Pulse, Gate Trigger Source = 7 V, 20 Ohms) $T_C = 25^\circ\text{C}$ $T_C = -40^\circ\text{C}$	$I_H$	— —	— —	30 60	mA
Turn-Off Time ( $V_D = \text{Rated } V_{DRM}$ ) ( $I_{TM} = 8 \text{ A}, I_R = 8 \text{ A}$ )	$t_q$	—	50	—	$\mu\text{s}$
Critical Rate-of-Rise of Off-State Voltage ( $V_D = \text{Rated } V_{DRM}$ , Linear, $T_C = 100^\circ\text{C}$ )	$dv/dt$	—	50	—	$\text{V}/\mu\text{s}$

(1) Pulse Test: Pulse Width = 1 ms, Duty Cycle  $\leq 2\%$ .

FIGURE 1 – CURRENT DERATING (HALF-WAVE)




FIGURE 3 – MAXIMUM POWER DISSIPATION (HALF-WAVE)




FIGURE 2 – CURRENT DERATING (FULL-WAVE)





FIGURE 4 – MAXIMUM POWER DISSIPATION (FULL-WAVE)







# MOTOROLA

## C228 C228( ) 3 C229 series

### REVERSE BLOCKING TRIODE THYRISTOR

... designed for industrial and consumer applications such as power supplies, battery chargers, temperature, motor, light and welder controls.

- Economical for a Wide Range of Uses
- High Surge Current —  $I_{TSM} = 300$  Amp
- Low Forward "On" Voltage — 1.2 V (Typ) @  $I_{TM} = 35$  Amp
- Practical Level Triggering and Holding Characteristics — 10 mA (Typ) @  $T_C = 25^\circ\text{C}$
- Rugged Construction in Either Pressfit, Stud, or Isolated Stud Packages
- Glass Passivated Junctions for Maximum Reliability

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Repetitive Peak Off-State Voltage (1) ( $T_J = -40$ to $+125^\circ\text{C}$ )	$V_{DRM}$ and $V_{RRM}$	50	Volts
C229F, C228F, C228F3		100	
C229A, C228A, C228A3		200	
C229B, C228B, C228B3		300	
C229C, C228C, C228C3		400	
C229D, C228D, C228D3		500	
C229E, C228E, C228E3		600	
C229M, C228M, C228M3			
Non-Repetitive Reverse Voltage ( $T_J = -40$ to $+125^\circ\text{C}$ )	$V_{RSM}$	75	Volts
C229F, C228F, C228F3		150	
C229A, C228A, C228A3		300	
C229B, C228B, C228B3		400	
C229C, C228C, C228C3		500	
C229D, C228D, C228D3		600	
C229E, C228E, C228E3		720	
C229M, C228M, C228M3			
Forward Current RMS	$I_{T(RMS)}$	35	Amp
Peak Surge Current (one cycle, 60 Hz) ( $T_C = -40$ to $+125^\circ\text{C}$ )	$I_{TSM}$	300	Amp
Circuit Fusing Considerations ( $T_C = -40$ to $+125^\circ\text{C}$ ) ( $t = 1.0$ to $8.3$ ms)	$I^2t$	370	$\text{A}^2\text{s}$
Peak Gate Power	$P_{GM}$	5	Watts
Average Gate Power	$P_{G(AV)}$	0.5	Watt
Peak Forward Gate Current	$I_{GM}$	2	Amp
Operating Junction Temperature Range	$T_J$	$-40$ to $+125$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-40$ to $+150$	$^\circ\text{C}$
Stud Torque	—	30	in. lb.

### THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case C228 and C229 Series C228( ) 3 Series	$R_{\theta JC}$	1.7 1.85	$^\circ\text{C}/\text{W}$

- (1)  $V_{DRM}$  and  $V_{RRM}$  for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices shall not have a positive bias applied to the gate concurrently with a negative potential on the anode.


### SILICON CONTROLLED RECTIFIER

35 AMPERES RMS  
50 thru 600 VOLTS


#### C229 Series



#### C228 Series





#### C228( ) 3 Series





ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Current (Rated $V_{DRM}$ , with gate open)	$I_{DRM}$	—	—	1 3	mA
Peak Reverse Blocking Current (Rated $V_{RRM}$ )	$I_{RRM}$	—	—	1 3	mA
Forward "On" Voltage ( $I_{TM} = 100$ A Peak)	$V_{TM}$	—	—	1.9	Volts
Gate Trigger Current ( $V_D = 12$ Vdc, $R_L = 80$ Ohms, $T_C = 25^\circ\text{C}$ ) ( $V_D = 6$ Vdc, $R_L = 50$ Ohms, $T_C = -40^\circ\text{C}$ )	$I_{GT}$	—	—	40 80	mA
Gate Trigger Voltage ( $V_D = 12$ Vdc, $R_L = 80$ Ohms, $T_C = 25^\circ\text{C}$ ) ( $V_D = 6$ Vdc, $R_L = 50$ Ohms, $T_C = -40^\circ\text{C}$ )	$V_{GT}$	—	—	2.5 3	Volts
Gate Trigger Voltage (Rated $V_{DRM}$ , $R_L = 1000$ Ohms, $T_C = +125^\circ\text{C}$ )	$V_{GT}$	0.2	—	—	Volts
Holding Current (Anode Voltage = 24 V, gate open)	$I_H$	—	—	75 150	mA
Turn-On Time ( $t_d + t_r$ ) ( $I_{TM} = 35$ Adc, $I_{GT} = 40$ mAdc)	$t_{on}$	—	1.0	—	$\mu\text{s}$
Turn-Off Time ( $I_{TM} = 10$ A, $I_R = 10$ A) ( $I_{TM} = 10$ A, $I_R = 10$ A, $T_C = 100^\circ\text{C}$ )	$t_{off}$	—	20 35	—	$\mu\text{s}$
Forward Voltage Application Rate ( $T_C = 100^\circ\text{C}$ )	$dv/dt$	—	50	—	V/ $\mu\text{s}$

FIGURE 1 — CURRENT DERATING  
(HALF-WAVE RECTIFIED SINE WAVE)FIGURE 2 — CURRENT DERATING  
(FULL-WAVE RECTIFIED SINE WAVE)



# MOTOROLA

## C230, 231 C230( )3, 231( )3 C232, 233 series

### REVERSE BLOCKING TRIODE-THYRISTOR

... designed for industrial and consumer applications such as power supplies; battery chargers; temperature, motor, light, and welder controls.

- Economical for a Wide Range of Uses
- High Surge Current —  $I_{TSM} = 250$  Amp
- Low Forward "On" Voltage —  $1.2$  V (Typ) @  $I_{TM} = 25$  Amp
- Practical Level Triggering and Holding Characteristics —  $10$  mA (Typ) @  $T_C = 25^\circ\text{C}$
- Rugged Construction in Either Pressfit, Stud or Isolated Stud
- Glass Passivated Junctions for Maximum Reliability

### SILICON CONTROLLED RECTIFIER

25 AMPERES RMS  
50 thru 600 VOLTS

### MAXIMUM RATINGS ( $T_C = 100^\circ\text{C}$ unless otherwise noted)

Rating	Suffix	Symbol	Value	Unit
Peak Repetitive Off-State Voltage (1) ( $T_C = -40$ to $+100^\circ\text{C}$ ) All Types	F	$V_{DRM}$	50	Volts
	A		100	
	B	$V_{RRM}$	200	
	C		300	
	D		400	
Non-Repetitive Reverse Voltage ( $T_C = -40$ to $100^\circ\text{C}$ ) All Types	E		500	
	M		600	
	F	$V_{RSM}$	75	Volts
	A		150	
	B		300	
Forward Current RMS	C		400	
	D		500	
	E		600	
	M		720	
Peak Gate Power		$I_T(\text{RMS})$	25	Amp
Peak Surge Current (One Cycle, 60 Hz) ( $T_C = -40$ to $100^\circ\text{C}$ )		$I_{TSM}$	250	Amp
Circuit Fusing ( $T_C = -40$ to $+100^\circ\text{C}$ ) ( $t = 1.0$ to $8.3$ ms)		$I^2t$	260	$\text{A}^2\text{s}$
Peak Gate Power		$P_{GM}$	5	Watts
Average Gate Power		$P_{G(AV)}$	0.5	Watt
Peak Forward Gate Current		$I_{GM}$	2	Amp
Operating Junction Temperature Range		$T_J$	$-40$ to $+100$	$^\circ\text{C}$
Storage Temperature Range		$T_{stg}$	$-40$ to $+125$	$^\circ\text{C}$
Stud Torque		—	30	in. lb.

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case Pressfit and Stud Isolated Stud	$R_{\theta JC}$	1.00 1.15	$^\circ\text{C/W}$

(1)  $V_{DRM}$  and  $V_{RRM}$  for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices shall not have a positive bias applied to the gate concurrently with a negative potential on the anode.

# 2.3

# STYLE 1


- 1. GATE
- 2. CATHODE
- CASE ANODE

A top-down view of a cylindrical component. It features a central rectangular gate and a surrounding circular cathode area. The outermost ring represents the case anode.

A side view of the cylindrical component. Dimension lines indicate the following measurements: A (total height), B (height to the top of the gate), C (height to the top of the cathode), E (height of the case anode), F (height of the gate), J (height of the cathode), K (height of the case anode), N (height of the gate), and Q (height of the cathode).

A bottom view of the cylindrical component, showing a circular cross-section with a central rectangular gate. Dimension N indicates the width of the gate.

		MILLIMETERS		INCHES	
DIM		MIN	MAX	MIN	MAX
A		12.73	12.83	0.501	0.505
B		11.81	12.08	0.465	0.473
C		8.29	9.65	0.320	0.380
E		2.54	—	0.100	—
F		0.85	2.16	0.035	0.085
J		2.04	2.44	0.080	0.097
K		—	20.32	—	0.800
N		—	12.96	—	0.510
Q		1.65	4.06	0.065	0.160



C232 and C233 series


# STYLE 1

TERM. 1. CATHODE

2. GATE

STUD. ANODE

MILLIMETERS		INCHES	
DIM		MIN	MAX
A	15.34	15.50	0.604 0.614
B	14.00	14.20	0.551 0.558
C	20.30	24.13	0.815 0.950
F	0.89	2.16	0.035 0.085
H	2.29	REF	0.090 REF
J	10.67	11.56	0.420 0.455
K	9.18	10.54	0.365 0.415
L	6.89	7.75	0.275 0.305
Q	1.65	4.06	0.065 0.160
R	1.65	REF	0.065 REF
T	12.70	12.83	0.500 0.505



C230 and 231 series

STYLE 1		1. CATHODE		2. GATE		3. ANODE		STUD ISOLATED	
DIM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
A	14.00	14.20	0.551	0.559					
B	12.73	12.83	0.501	0.505					
C	—	25.16	—	1.030					
F	1.65	4.06	0.065	0.160					
G	—	5.48	—	0.255					
H	2.16	2.41	0.085	0.095					
J	10.67	11.56	0.420	0.455					
K	9.78	10.54	0.385	0.415					
L	6.89	7.75	0.275	0.305					
N	6.48	6.99	0.255	0.275					
R	2.43	3.81	0.100	0.150					
T	1.52	1.78	0.060	0.070					
V	0.89	2.16	0.035	0.085					




C230( )3 and C231( )3 series

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Current ( $V_D = \text{Rated } V_{DRM}$ , with gate open) ( $V_R = \text{Rated } V_{RRM}$ )	$I_{DRM}$ or $I_{RRM}$	—	—	0.5 1.0	mA
Forward "On" Voltage ( $I_{TM} = 100$ A Peak, Pulse Width $\leq 1$ ms, Duty Cycle $\leq 2\%$ )	$V_{TM}$	—	—	1.9	Volts
Gate Trigger Current, C230, C230( )3, C232 series ( $V_D = 12$ Vdc, $R_L = 120$ Ohms) ( $V_D = 12$ Vdc, $R_L = 60$ Ohms)	$I_{GT}$	—	—	25 40	mA
Gate Trigger Current, C231, C231( )3, C233 ( $V_D = 12$ Vdc, $R_L = 120$ Ohms) ( $V_D = 12$ Vdc, $R_L = 60$ Ohms)	$I_{GT}$	—	—	9.0 20	mA
Gate Trigger Voltage ( $V_D = 12$ Vdc, $R_L = 120$ Ohms) ( $V_D = 12$ Vdc, $R_L = 60$ Ohms) ( $V_D = \text{Rated } V_{DRM}$ , $R_L = 1000$ Ohms)	$V_{GT}$	— — 0.2	— — —	1.5 2.0 —	Volts
Holding Current ( $V_D = 24$ V, gate open, $I_T = 0.5$ A)	$I_H$	—	—	50 100	mA
Turn-On Time ( $t_d + t_r$ ) ( $I_{TM} = 25$ Adc, $I_{GT} = 40$ mA, $V_D = \text{Rated } V_{DRM}$ )	$t_{gt}$	—	1.0	—	$\mu\text{s}$
Turn-Off Time ( $I_{TM} = 10$ A, $I_R = 10$ A, Pulse Width = 50 $\mu\text{s}$ , $dv/dt = 20$ V/ $\mu\text{s}$ , $V_D = \text{Rated } V_{DRM}$ )	$t_q$	—	25 35	—	$\mu\text{s}$
Forward Voltage Application Rate ( $V_D = \text{Rated } V_{DRM}$ )	$dv/dt$	—	100	—	V/ $\mu\text{s}$

FIGURE 1 — CURRENT DERATING FOR PRESSFIT AND NON-ISOLATED STUD



NOTE: Derating is for Pressfit and Stud Devices. Isolated stud devices must be derated an additional 15%. For example, the max  $T_C$  @ 16 A (180° conduction angle) is 70°C, a derating of 30°C. Isolated stud devices must be derated 34.5°C; therefore, the maximum  $T_C$  is 65.5°C.

FIGURE 3 — GATE CURRENT VARIATION WITH TEMPERATURE




FIGURE 2 — ON-STATE POWER DISSIPATION versus ON-STATE CURRENT





FIGURE 4 — GATE VOLTAGE VARIATION WITH TEMPERATURE





# MOTOROLA

## CT15/CT15A SERIES

### 15 AMPERES RMS

## CT223/CT223A SERIES

### 25 AMPERES RMS




### SILICON BIDIRECTIONAL TRIODE THYRISTORS

...designed primarily for industrial and consumer applications for full-wave control of ac loads such as solid-state relays, appliance controls, power supplies, heating controls, motor controls, welding equipment, and power switching systems.

- Electrical Isolation from Mounting Surface
- Capable of 2500 V RMS Isolation
- Glass Passivated and Center Gate Geometry
- Gate Triggering Guaranteed in:
  - Three Modes (CT223 series)
  - Four Modes (CT15A/223A series)
- Devices With Solder Backing Available  
(Add Suffix M to Device Type)

### TRIACS

200-800 VOLTS





# 2.3

### MAXIMUM RATINGS ( $T_J = -40$ to $+125^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	CT series		Unit
		15	223	
Repetitive Peak Off-State Voltage 1/2 Sine Wave 50 to 60 Hz, Gate Open <div>CT15 or CT223</div> <div><div><div>-4, A4</div><div>-5, A5</div><div>-6, A6</div><div>-7, A7</div><div>-8, A8</div><div>-9, A9</div><div>-10, A10</div></div></div>	$V_{DRM}$	<div><div>← 200 →</div><div>← 300 →</div><div>← 400 →</div><div>← 500 →</div><div>← 600 →</div><div>← 700 →</div><div>← 800 →</div></div>		Volts
RMS On-State Current ( $T_C = 90^{\circ}\text{C}$ for CT15/15A) ( $T_C = 80^{\circ}\text{C}$ for CT223/223A)	$I_T(\text{RMS})$	15 —	— 25	Amps
Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz)	$I_{TSM}$	150	250	Amps
Circuit Fusing ( $t = 8.3$ ms)	$I^2t$	90	260	$\text{A}^2\text{s}$
Average Gate Power	$P_{G(AV)}$	0.5	0.5	Watts
Peak Gate Current (10 $\mu\text{s}$ )	$I_{GM}$	2.0	2.0	Amps
Operating Junction Temperature Range	$T_J$	-40 to +125		$^{\circ}\text{C}$
Storage Temperature Range	$T_{stg}$	-40 to +125		$^{\circ}\text{C}$
THERMAL CHARACTERISTICS				
Characteristic	Symbol	Maximum Value		Unit
Thermal Resistance, Junction to Case (DC)	$R_{\theta JC}$	2.0	1.2	$^{\circ}\text{C/W}$

#### Notes:

- To order a three mode Triac, a hyphen is required between the series type and voltage indicator number, for example, CT223-6. For a four mode triac, the hyphen is replaced by the letter A, for example, CT223A6.
- Devices with solder backing available by adding suffix M. For example, CT223A6M. The recommended solder temperature is  $225^\circ\text{C}$  (max.) for a duration of five minutes (max.).
- A nominal value of  $0.3^\circ\text{C/Watt}$  is recommended for the case temperature reference point to heat sink thermal resistance for thermal design considerations.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	17.53	18.03	0.690	0.710
B	10.92	11.43	0.430	0.450
C	4.83	5.33	0.190	0.210
D	0.64	0.89	0.025	0.035
E	0.51	0.76	0.020	0.030
G	5.46	5.97	0.215	0.235
H	3.30	3.56	0.130	0.140
J	0.36	0.56	0.014	0.022
K	6.98	8.26	0.275	0.325
L	6.50	7.62	0.260	0.300
N	3.56	4.06	0.140	0.160

CASE 335-01

# CT15/CT15A series, CT223/CT223A series

## ELECTRICAL CHARACTERISTICS

(All voltage polarity reference to MT1; applies to either polarity of MT2 to MT1;  $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	CT15/15A			CT223/223A			Unit
		Min	Typ	Max	Min	Typ	Max	
Peak Blocking Current $V_D = \text{Rated } V_{DRM}, \text{ Gate Open}$ $T_C = 125^\circ\text{C}$	$I_{DRM}$	—	—	2.0	—	—	2.0	mA
Peak On-State Voltage Pulse Width = 1 ms, Duty Cycle 2% $I_{TM} = 21 \text{ A Peak}$ $I_{TM} = 35 \text{ A Peak}$	$V_{TM}$	—	1.3	1.6	—	—	1.4 1.85	Volts
Peak Gate Trigger Current $V_D = 12 \text{ Vdc}, R_L = 50 \text{ Ohms}, \text{ Pulse Width} = 10 \mu\text{s}$	$I_{GTM}$	See Table 1						mA
Peak Gate Trigger Voltage $V_D = 12 \text{ Vdc}, R_L = 50 \text{ Ohms}, \text{ Pulse Width} = 10 \mu\text{s}$	$V_{GTM}$	See Table 1						Volts
Peak Gate Non-Trigger Voltage $V_D = \text{Rated } V_{DRM}, R_L = 10 \Omega, T_C = 125^\circ\text{C}$	$V_{GD}$	0.2	—	—	0.2	—	—	Volts
Holding Current $V_D = 12 \text{ Vdc}, \text{ Gate Open}, R_L = 40 \text{ Ohms}$	$I_H$	—	6.0	40	—	10	50	mA
Turn-On Time $V_D = \text{Rated } V_{DRM}$ $I_{TM} = 21 \text{ A}, I_G = 120 \text{ mA}$ $I_{TM} = 35 \text{ A}, I_G = 200 \text{ mA}$	$t_{gt}$	—	1.5	—	—	1.5	—	$\mu\text{s}$
Critical Rate-of-Rise of Commutation Voltage $V_D = \text{Rated } V_{DRM}, I_{TM} = 21 \text{ A},$ Commutating $di/dt = 8 \text{ A/ms}, T_C = 90^\circ\text{C}$ $V_D = \text{Rated } V_{DRM}, I_{TM} = 35 \text{ A},$ Commutating $di/dt = 14 \text{ A/ms}, T_C = 80^\circ\text{C}$	$dv/dt (c)$	—	5.0	—	—	5.0	—	$\text{V}/\mu\text{s}$
Critical Rate-of-Rise of Off-State Voltage (Exponential Rise) $V_D = \text{Rated } V_{DRM}, \text{ Gate Open}, T_C = 125^\circ\text{C}$	$dv/dt$	—	100	—	—	100	—	$\text{V}/\mu\text{s}$

TABLE 1. PEAK GATE TRIGGER CURRENT AND VOLTAGE

Symbol	Polarity	CT Series			
		15	15A	223	223A
$I_{GT1}$	MT2(+), G(+)	50 mA	50	50	50
$I_{GT2}$	MT2(+), G(-)	—	75	50	50
$I_{GT3}$	MT2(-), G(-)	50	50	50	50
$I_{GT4}$	MT2(-), G(+)	—	75	—	75
$V_{GT1}$	MT2(+), G(+)	2.0 volts	2.0	2.0	2.0
$V_{GT2}$	MT2(+), G(-)	—	2.5	2.0	2.0
$V_{GT3}$	MT2(-), G(-)	2.0	2.0	2.0	2.0
$V_{GT4}$	MT2(-), G(+)	—	2.5	—	2.5

FIGURE 1 — CURRENT DERATING





FIGURE 2 — ON STATE POWER DISSIPATION





# MOTOROLA

# MAC15 MAC15A




## BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for full-wave ac control applications, such as solid-state relays, motor controls, heating controls and power supplies; or wherever full-wave silicon gate controlled solid-state devices are needed. Triac type thyristors switch from a blocking to a conducting state for either polarity of applied anode voltage with positive or negative gate triggering.

- Blocking Voltage to 800 Volts
- All Diffused and Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- Gate Triggering Guaranteed in Two Modes (MAC15)  
Four Modes (MAC15A)

## TRIACS

15 AMPERES RMS  
200-800 VOLTS




# 2.3

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Off-State Voltage ( $T_J = -40$ to $125^\circ\text{C}$ )	$V_{DRM}$		Volts
MAC15-4, MAC15A-4		200	
MAC15-6, MAC15A-6		400	
MAC15-8, MAC15A-8		600	
MAC15-10, MAC15A-10		800	
Peak Gate Voltage	$V_{GM}$	10	Volts
On-State Current RMS Full Cycle Sine Wave 50 to 60 Hz ( $T_C = +90^\circ\text{C}$ )	$I_T(\text{RMS})$	15	Amp
Circuit Fusing	$I^2t$	93	$\text{A}^2\text{sec}$
Peak Surge Current (One Full Cycle, 60 Hz, $T_C = +80^\circ\text{C}$ ) preceded and followed by rated current	$I_{TSM}$	150	Amp
Peak Gate Power ( $T_C = +80^\circ\text{C}$ , Pulse Width = 2 $\mu\text{s}$ )	$P_{GM}$	20	Watts
Average Gate Power ( $T_C = +80^\circ\text{C}$ , $t = 8.3$ ms)	$P_{G(AV)}$	0.5	Watt
Peak Gate Current	$I_{GM}$	2.0	Amp
Operating Junction Temperature Range	$T_J$	-40 to +125	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-40 to +150	$^\circ\text{C}$

## THERMAL CHARACTERISTIC

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.0	$^\circ\text{C/W}$



STYLE 4:

- PIN 1. MT1  
2. MT2  
3. GATE  
4. MT2

DIM	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
E	3.61	3.73	0.142	0.147
F	2.41	2.67	0.095	0.105
G	2.79	3.93	0.110	0.155
H	0.36	0.56	0.014	0.022
I	12.70	14.27	0.500	0.562
J	1.14	1.39	0.045	0.055
K	4.83	5.33	0.190	0.210
L	2.54	3.04	0.100	0.120
M	2.04	2.79	0.080	0.110
N	1.14	1.39	0.045	0.055
O	5.97	6.48	0.235	0.255
P	0.00	1.27	0.000	0.050
Q	1.14	-	0.045	-
R	-	2.03	-	0.080

CASE 221-02  
TO-220 AB

All JEDEC dimensions and notes apply



# MAC15, MAC15A

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ , and either polarity of MT2 to MT1 Voltage unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Blocking Current $V_D = \text{Rated } V_{DRM} @ T_J = 125^\circ\text{C, Gate Open}$	$I_{DRM}$	—	—	2	mA
Peak On-State Voltage $I_{TM} = 21 \text{ A Peak; Pulse Width} = 1 \text{ to } 2 \text{ ms, Duty Cycle} \leq 2\%$	$V_{TM}$	—	1.3	1.6	Volts
Peak Gate Trigger Current $V_D = 12 \text{ Vdc, } R_L = 100 \text{ Ohms}$ Minimum Gate Pulse Width = $2 \mu\text{s}$ MT2 (+), G(+) — MAC15, MAC15A MT2 (+), G(-) — MAC15A MT2 (-), G(-) — MAC15, MAC15A MT2 (-), G(+) — MAC15A	$I_{GTM}$	—	—	50 75 50 75	mA
Peak Gate Trigger Voltage $V_D = 12 \text{ Vdc, } R_L = 100 \text{ Ohms}$ Minimum Gate Pulse Width = $2 \mu\text{s}$ MT2 (+), G(+) — MAC15, MAC15A MT2 (+), G(-) — MAC15A MT2 (-), G(-) — MAC15, MAC15A MT2 (-), G(+) — MAC15A $V_D = \text{Rated } V_{DRM}, R_L = 10k \text{ Ohms, } T_J = 110^\circ\text{C}$ MT2 (+), G(+); MT2 (-), G(-) — MAC15, MAC15A MT2 (+), G(-); MT2 (-), G(+) — MAC15A	$V_{GTM}$	—	0.9 0.9 1.1 1.4	2 2.5 2 2.5	Volts
Holding Current (Either Direction) $V_D = 12 \text{ Vdc, Gate Open}$ $I_T = 200 \text{ mA}$	$I_H$	—	6	40	mA
Turn-On Time $V_D = \text{Rated } V_{DRM}, I_{TM} = 17 \text{ A}$ $I_{GT} = 120 \text{ mA, Rise Time} = 0.1 \mu\text{s, Pulse Width} = 2 \mu\text{s}$	$t_{gt}$	—	1.5	2	$\mu\text{s}$
Critical Rate of Rise of Commutation Voltage $V_D = \text{Rated } V_{DRM}, I_{TM} = 21 \text{ A, Commutating}$ $di/dt = 8 \text{ A/ms, Gate Unenergized, } T_C = 80^\circ\text{C}$	$dv/dt(c)$	—	5	—	$\text{V}/\mu\text{s}$

FIGURE 1 — RMS CURRENT DERATING




FIGURE 2 — ON-STATE POWER DISSIPATION




FIGURE 3 — TYPICAL GATE TRIGGER VOLTAGE




FIGURE 4 — TYPICAL GATE TRIGGER CURRENT




FIGURE 5 – ON-STATE CHARACTERISTICS




FIGURE 6 – TYPICAL HOLDING CURRENT




FIGURE 7 – MAXIMUM NON-REPETITIVE SURGE CURRENT





FIGURE 8 – THERMAL RESPONSE



2.3

# MAC20/MAC20A

15 AMPERES RMS

# MAC25/MAC25A

25 AMPERES RMS

# MAC50/MAC50A

40 AMPERES RMS



MOTOROLA




## SILICON BIDIRECTIONAL TRIODE THYRISTORS

...designed primarily for industrial and consumer applications for full-wave control of ac loads such as appliance controls, power supplies, solid-state relays, heating controls, motor controls, welding equipment, and power switching systems.

- Electrically Isolated From Mounting Base
- Isolation Voltage of 2500 Volts RMS
- Quick Connect/Disconnect Terminals
- Glass-Passivated and Center Gate Geometry
- Gate Triggering Guaranteed in Three Modes (MAC20/25/50)  
Four Modes (MAC20A/25A/50A)

## TRIACS

200-800 VOLTS



## MAXIMUM RATINGS ( $T_J = 0$ to $+125^{\circ}\text{C}$ unless otherwise noted)

Rating	Symbol	MAC series			Unit
		20	25	50	
Repetitive Peak Off-State Voltage 1/2 Sine Wave 50 to 60 Hz, Gate Open MAC20/25/50-4, MAC20A/25A/50A-4 MAC20/25/50-5, MAC20A/25A/50A-5 MAC20/25/50-6, MAC20A/25A/50A-6 MAC20/25/50-7, MAC20A/25A/50A-7 MAC20/25/50-8, MAC20A/25A/50A-8 MAC20/25/50-9, MAC20A/25A/50A-9 MAC20/25/50-10, MAC20A/25A/50A-10	$V_{DRM}$	200 300 400 500 600 700 800			Volts
RMS On-State Current ( $T_C = 100^{\circ}\text{C}$ for MAC20(A) $T_C = 90^{\circ}\text{C}$ for MAC25(A) $T_C = 70^{\circ}\text{C}$ for MAC50(A))	$I_T(\text{RMS})$	15 — —	— 25 —	— — 40	Amps
Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz)	$I_{TSM}$	150	250	300	Amps
Circuit Fusing ( $t = 1$ to 8.3 ms)	$I^2t$	90	260	375	$\text{A}^2\text{s}$
Average Gate Power	$P_{G(AV)}$	0.5	0.5	0.75	Watts
Peak Gate Current (10 $\mu\text{s}$ )	$I_{GM}$	2	2	4	Amps
Operating Junction Temperature Range	$T_J$	0 to $+125$			$^{\circ}\text{C}$
Storage Temperature Range	$T_{stg}$	$-40$ to $+125$			$^{\circ}\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Maximum Value	Unit
Thermal Resistance, Junction to Case (DC) (Apparent)*	$R_{\theta JC}$	1.6 1.5 1.4 1.3 1.0 0.95	$^{\circ}\text{C}/\text{W}$


\*Defined as:  $(125^{\circ}\text{C} - T_C)$  for a 60 Hz full sine wave.

PAV

\*Gate terminal thickness of .032" is available. Designate a device with .032" terminals by adding a T after the device type. For example, MAC20A4T.

## STYLE 2:

- MT1
- MT2
- GATE



## NOTE:

- DIMENSIONS D AND F APPLY TO TERM 1 AND 2.
- MT1 AND MT2 THICKNESSES ARE A NOMINAL .032".  
GATE TERMINAL THICKNESS IS A NOMINAL .0020".\*

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	26.67	—	1.050
C	—	27.30	—	1.075
D	6.22	6.48	0.245	0.255
E	3.02	3.33	0.119	0.131
F	—	1.78	—	0.070
G	12.19	12.70	0.480	0.500
J	29.90	30.40	1.177	1.197
K	35.56	37.08	1.400	1.460
L	4.57	4.95	0.180	0.195
M	35 <sup>0</sup>	40 <sup>0</sup>	35 <sup>0</sup>	40 <sup>0</sup>
N	30 <sup>0</sup>	35 <sup>0</sup>	30 <sup>0</sup>	35 <sup>0</sup>
Q	3.81	4.09	0.150	0.161
R	19.81	22.35	0.780	0.880
T	—	1.52	—	0.060

CASE 326-01

# MAC20/MAC20A, MAC25/MAC25A, MAC50/MAC50A

## ELECTRICAL CHARACTERISTICS

(All voltage polarity reference to MT1; applies to either polarity of MT2 to MT1;  $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	MAC20/20A			MAC25/25A			MAC50/50A			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Peak Blocking Current $V_D = \text{Rated } V_{DRM}, \text{ Gate Open}$ $T_C = 125^\circ\text{C}$ $T_C = 25^\circ\text{C}$	$I_{DRM}$	—	—	2	—	—	2	—	—	2	mA
Peak On-State Voltage Pulse Width = 1 ms, Duty Cycle 2%	$V_{TM}$	—	1.3	1.6	—	—	—	—	—	—	Volts
$I_{TM} = 21 \text{ A Peak}$ $I_{TM} = 35 \text{ A Peak}$ $I_{TM} = 56 \text{ A Peak}$		—	—	—	—	1.4	1.7	—	—	—	
Peak Gate Trigger Current $V_D = 12 \text{ Vdc}, R_L = 50 \text{ Ohms}, \text{ Pulse Width} = 2 \mu\text{s}$ MT2 (+), G (+); MT2 (-), G (-); MT2 (+), G (-) MT2 (-), G (+) A Suffix Only	$I_{GTM}$	—	15	50	—	20	70	—	20	70	mA
Peak Gate Trigger Voltage $V_D = 12 \text{ Vdc}, R_L = 50 \text{ Ohms}, \text{ Pulse Width} = 2 \mu\text{s}$ MT2 (+), G (+); MT2 (-), G (-); MT2 (+), G (-) MT2 (-), G (+) A Suffix Only	$V_{GTM}$	—	0.9	2	—	1.1	2	—	1.1	2	Volts
$V_D = \text{Rated } V_{DRM}, R_L = 10 \text{ k}\Omega, T_C = 125^\circ\text{C}$		—	1.4	2.5	—	1.3	2.5	—	1.3	2.5	
Holding Current $V_D = 12 \text{ Vdc}, \text{ Gate Open}, R_L = 40 \text{ Ohms}$	$I_H$	—	6	40	—	10	75	—	10	75	mA
Turn-On Time $V_D = \text{Rated } V_{DRM}$ $I_{TM} = 21 \text{ A}, I_G = 120 \text{ mA}$ $I_{TM} = 35 \text{ A}, I_G = 200 \text{ mA}$ $I_{TM} = 56 \text{ A}, I_G = 200 \text{ mA}$	$t_{gt}$	—	1.5	—	—	—	—	—	—	—	$\mu\text{s}$
Critical Rate-of-Rise of Commutation Voltage $V_D = \text{Rated } V_{DRM}, I_{TM} = 21 \text{ A}$ Commutating di/dt = 8 A/ms, $T_C = 100^\circ\text{C}$ $V_D = \text{Rated } V_{DRM}, I_{TM} = 35 \text{ A}$ Commutating di/dt = 16 A/ms, $T_C = 90^\circ\text{C}$ $V_D = \text{Rated } V_{DRM}, I_{TM} = 56 \text{ A}$ Commutating di/dt = 22 A/ms, $T_C = 70^\circ\text{C}$	dv/dt(c)	5	30	—	—	—	—	—	—	—	V/ $\mu\text{s}$
Critical Rate-of-Rise of Off-State Voltage (Exponential Rise) $V_D = \text{Rated } V_{DRM}, \text{ Gate Open}, T_C = 125^\circ\text{C}$	dv/dt	—	100	—	—	100	—	—	75	—	V/ $\mu\text{s}$

FIGURE 1 — CURRENT DERATING





FIGURE 2 — MAXIMUM POWER DISSIPATION



# MAC80-6, MAC80-8 MAC81-6, MAC81-8



**MOTOROLA**




## TRIACS (THYRISTORS)

30 AND 40 AMPERES RMS  
400 AND 600 VOLTS

## SILICON BIDIRECTIONAL THYRISTORS

... designed primarily for soft starting input capacitors on switching power supplies. See Motorola SWITCHMODE brochure for all line operated power supply devices.

- Photo Glass Passivated Junctions
- Isolated Stud for Ease of Assembly
- Gate Triggering Guaranteed In All 4 Quadrants
- Allows Longer Hold Up Time Design for Low Line Conditions




## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Repetitive Peak Off-State Voltage (1) ( $T_J = -50$ to $+110^\circ\text{C}$ ) Gate Open	$V_{DROM}$	400 600 400 600	Volts
On-State Current RMS (Conduction Angle = $360^\circ\text{C}$ ) $T_C = +65^\circ\text{C}$ $T_C = +55^\circ\text{C}$	$I_{T(RMS)}$	40 30	Amps
Peak Surge Current (One Full Cycle, 60 Hz)	$I_{TSM}$	300	Amps
Fusing Current ( $T_J = -40$ to $+100^\circ\text{C}$ , $t = 1.25$ to $10$ ms)	$I_2^2 t$	450	$\text{A}^2\text{s}$
Peak Gate Power (Pulse Width = $1.0 \mu\text{s}$ )	$P_{GM}$	40	Watts
Average Gate Power	$P_{G(AV)}$	0.75	Watts
Peak Gate Current	$I_{GM}$	2	Amps
Operating Junction Temperature Range	$T_J$	$-65$ to $+110$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-65$ to $+150$	$^\circ\text{C}$
Stud Torque	—	30	in. lb.

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.9	$^\circ\text{C}/\text{W}$

(1) Ratings apply for open gate conditions. Thyristor devices shall not be tested with a constant current source for blocking capability such that the voltage applied exceeds the rated blocking voltage.




STYLE 2:  
1. MT 1  
2. GATE  
3. MT 2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.00	14.20	0.551	0.559
B	12.73	12.83	0.501	0.505
C	—	32.51	—	1.280
F	—	4.06	—	0.160
G	2.16	2.41	0.085	0.095
H	1.60	2.01	0.063	0.079
J	10.67	11.56	0.420	0.455
K	7.62	8.89	0.300	0.350
L	6.48	6.99	0.255	0.275
Q	1.40	2.16	0.055	0.085
T	3.43	3.81	0.135	0.150

ISOLATED STUD  
CASE 311-01

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Off-State Current (Either Direction) (Rated $V_{DROM}$ @ $T_J = 110^\circ\text{C}$ , Gate Open)	$I_{DROM}$	—	—	4	mA
Maximum On-State Voltage (Either Direction) ( $I_T = 100$ A Peak)	$V_{TM}$	—	1.8 2.1	2.5 2.5	Volts
Gate Trigger Current, Continuous dc (1) ( $V_D = 12$ Vdc, $R_L = 30$ Ohms) $V_{MT2(+)} - V_{G(+)}$ $V_{MT2(+)} - V_{G(-)}$ $V_{MT2(-)} - V_{G(-)}$ $V_{MT2(-)} - V_{G(+)}$	$I_{GT}$	— — — —	15 30 20 40	50 80 50 80	mA
Gate Trigger Voltage, Continuous dc ( $V_D = 12$ Vdc, $R_L = 30$ Ohms) ( $V_D = \text{Rated } V_{DROM}$ , $R_L = 125$ Ohms, $T_C = 100^\circ\text{C}$ )	$V_{GT}$	— 0.2	1.35 —	2.5 —	Volts
Holding Current ( $V_D = 12$ Vdc, Gate Open Initiating Current = 150 mA)	$I_H$	—	—	60	mA
Gate Controlled Turn-On Time (Rated $V_{DROM}$ , $I_T = 45$ A, $I_{GT} = 200$ mA, Rise Time = 0.1 $\mu\text{s}$ )	$t_{gt}$	—	1.7	3.0	$\mu\text{s}$
Critical Rate of Rise of Commutation Voltage, On-State Conditions: ( $di/dt = 16$ A/ms, Gate Unenergized, $V_D = \text{Rated } V_{DROM}$ , $I_{T(RMS)} = 30$ A, $T_C = 65^\circ\text{C}$ )	$dv/dt(C)$	3.0	20	—	V/ $\mu\text{s}$





# MAC97, A, B Series



**MOTOROLA**



## SILICON BIDIRECTIONAL TRIODE THYRISTORS

... designed for use in solid state relays, MPU interface, TTL logic and any other light industrial or consumer application. Supplied in an inexpensive TO-92 package which is readily adaptable for use in automatic insertion equipment.

- One-Piece, Injection-Molded Unibloc Package
- Sensitive Gate Triggering in Four Trigger Modes for all possible Combinations of Trigger Sources, and Especially Suitable for Circuits that Source Gate Drives.
- All Diffused and Glassivated Junctions for Maximum Uniformity of Parameters and Reliability
- Available in TO-5 or TO-18 Leadforms

## TRIACS

0.6 AMPERE RMS  
30-600 VOLTS




## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Repetitive Peak Off-State Voltage ( $T_J = -40$ to $+110^\circ\text{C}$ ) Note 1 1/2 Sine Wave 50 to 60 Hz, Gate Open	$V_{DRM}$		Volts
MAC 97	1	30	
MAC 97A	2	60	
MAC 97B	3	100	
	4	200	
	5	300	
	6	400	
	7	500	
	8	600	
On-State RMS Current Full Cycle Sine Wave 50 to 60 Hz, ( $T_C = +50^\circ\text{C}$ )	$I_T(\text{RMS})$	0.6	Amp
Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz, $T_J = 110^\circ\text{C}$ )	$I_{TSM}$	8.0	Amp
Circuit Fusing Considerations ( $T_J = -40$ to $+110^\circ\text{C}$ , $t = 8.3$ ms)	$I^2t$	0.26	$\text{A}^2\text{s}$
Peak Gate Voltage ( $t \leq 2.0 \mu\text{s}$ )	$V_{GM}$	5.0	Volts
Peak Gate Power ( $t \leq 2.0 \mu\text{s}$ )	$P_{GM}$	5.0	Watts
Average Gate Power ( $T_C = 80^\circ\text{C}$ , $t \leq 8.3$ ms)	$P_{G(AV)}$	0.1	Watt
Peak Gate Current ( $t \leq 2.0 \mu\text{s}$ )	$I_{GM}$	1.0	Amp
Operating Junction Temperature Range	$T_J$	$-40$ to $+110$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-40$ to $+150$	$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	75	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	200	$^\circ\text{C}/\text{W}$



STYLE 12:  
PIN 1. MAIN TERMINAL 1  
2. GATE  
3. MAIN TERMINAL 2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.14	1.40	0.045	0.055
H	—	2.54	—	0.100
J	2.41	2.67	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.03	2.67	0.080	0.105
P	2.92	—	0.115	—
R	3.43	—	0.135	—
S	0.36	0.41	0.014	0.016


All JEDEC dimensions and notes apply.  
CASE 29-02  
(TO-226AA)

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$ , and Either Polarity of MT2 to MT1 Voltage unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Blocking Current (Note 1) $V_D = \text{Rated } V_{DRM} @ T_J = 110^\circ\text{C}$	$I_{DRM}$	—	—	0.1	mA
Peak On-State Voltage (Either Direction) $I_{TM} = 0.85 \text{ A Peak; Pulse Width} \leq 2.0 \text{ ms,}$ Duty Cycle $\leq 2.0\%$	$V_{TM}$	—	—	1.9	Volts
Gate Trigger Current, Continuous dc $V_D = 12 \text{ Vdc, } R_L = 100 \text{ Ohms}$	$I_{GT}$	See Table 1			mA
Gate Trigger Voltage, Continuous dc $V_D = 12 \text{ Vdc, } R_L = 100 \text{ Ohms}$ MT2(+), G(+) All Types MT2(+), G(-) All Types MT2(-), G(-) All Types MT2(-), G(+) All Types  $V_D = \text{Rated } V_{DRM}, R_L = 10 \text{ k ohms, } T_J = 110^\circ\text{C}$ MT2(+), G(+); MT2(-), G(-); MT2(+), G(-) All Types MT2(-), G(+) All Types	$V_{GT}$	— — — —  0.1 0.1	— — — —  — —	2.0 2.0 2.0 2.5	Volts
Holding Current $V_D = 12 \text{ Vdc, } I_{TM} = 200 \text{ mA, Gate Open}$	$I_H$	—	—	10	mA
Gate Controlled Turn-On Time $V_D = \text{Rated } V_{DRM}, I_{TM} = 1.0 \text{ A pk,}$ $I_G = 25 \text{ mA}$	$t_{gt}$	—	2.0	—	$\mu\text{s}$
Critical Rate of Rise of Commutation Voltage $V_D = \text{Rated } V_{DRM}, I_{TM} = 0.84 \text{ A pk}$ Commutating $di/dt = 0.32 \text{ A/ms,}$ Gate Unenergized, $T_C = 50^\circ\text{C}$	$dv/dt(C)$	—	5.0	—	$\text{V}/\mu\text{s}$
Critical Rate of Rise of Off-State Voltage $V_D = \text{Rated } V_{DRM} \text{ Exponential Waveform,}$ $T_C = 110^\circ\text{C}$	$dv/dt$	—	25	—	$\text{V}/\mu\text{s}$

**NOTE:**

1. Ratings apply for open gate conditions. Thyristor devices shall not be tested with a constant current source for blocking voltage such that the voltage applied exceeds the rated blocking voltage.

**QUADRANT DEFINITIONS****TABLE 1 — MAXIMUM GATE TRIGGER CURRENTS**  
( $V_D = 12 \text{ V, } R_L = 100 \Omega$ )

Quadrant and Polarity	MAC Series			Unit
	97	97A	97B	
I MT2(+), G(+)	10	5.0	3.0	mA
II MT2(+), G(-)	10	5.0	3.0	mA
III MT2(-), G(-)	10	5.0	3.0	mA
IV MT2(-), G(+)	10	7.0	5.0	mA

FIGURE 1 – RMS CURRENT DERATING  
(Reference: Case Temperature)




FIGURE 3 – RMS CURRENT DERATING  
(Reference: Ambient Temperature)




FIGURE 2 – ON-STATE CHARACTERISTICS




FIGURE 4 – ON-STATE POWER DISSIPATION




FIGURE 5 - NORMALIZED GATE TRIGGER CURRENT




FIGURE 6 - NORMALIZED GATE TRIGGER VOLTAGE




FIGURE 7 - NORMALIZED HOLD CURRENT




FIGURE 8 - MAXIMUM ALLOWABLE SURGE CURRENT





FIGURE 9 - THERMAL RESPONSE



# MAC210, A Series



**MOTOROLA**



## SILICON BIDIRECTIONAL THYRISTORS

... designed primarily for full-wave ac control applications, such as light dimmers, motor controls, heating controls and power supplies; or wherever full-wave silicon gate controlled solid-state devices are needed. Triac type thyristors switch from a blocking to a conducting state for either polarity of applied anode voltage with positive or negative gate triggering.

- Blocking Voltage to 800 Volts
- All Diffused and Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- Gate Triggering Guaranteed in Three Modes (MAC210 Series) or Four Modes (MAC210A Series)

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Repetitive Peak Off-State Voltage (1) ( $T_J = -40$ to $+125^\circ\text{C}$ )	$V_{DRM}$		Volts
1/2 Sine Wave 50 to 60 Hz, Gate Open			
MAC210-4, A4		200	
MAC210-5, A5		300	
MAC210-6, A6		400	
MAC210-7, A7		500	
MAC210-8, A8		600	
MAC210-9, A9		700	
MAC210-10, A10		800	
On-State Current RMS ( $T_C = +70^\circ\text{C}$ ) Full Cycle Sine Wave 50 to 60 Hz	$I_{T(RMS)}$	10	Amp
Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz, $T_C = +70^\circ\text{C}$ ) preceded and followed by Rated Current	$I_{TSM}$	100	Amp
Circuit Fusing Considerations ( $T_C = +70^\circ\text{C}$ , $t = 1.0$ to $8.3$ ms)	$I^2t$	35	$\text{A}^2\text{s}$
Peak Gate Power ( $T_C = +70^\circ\text{C}$ , Pulse Width = $10 \mu\text{s}$ )	$P_{GM}$	20	Watts
Average Gate Power ( $T_C = +70^\circ\text{C}$ , $t = 8.3$ ms)	$P_{G(AV)}$	0.35	Watt
Peak Gate Current ( $T_C = +70^\circ\text{C}$ , Pulse Width = $10 \mu\text{s}$ )	$I_{GM}$	2.0	Amp
Operating Junction Temperature Range	$T_J$	$-40$ to $+125$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-40$ to $+125$	$^\circ\text{C}$



## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.2	$^\circ\text{C}/\text{W}$

(1) Ratings apply for open gate conditions. Thyristor devices shall not be tested with a constant current source for blocking capability such that the voltage applied exceeds the rated blocking voltage.

## TRIACS (THYRISTORS)

10 AMPERES RMS  
200-800 VOLTS



STYLE 2  
PIN 1 BASE  
2. EMITTER  
3. COLLECTOR  
4. EMITTER

DIM	MIN	MAX	MIN	MAX
A	14.50	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
E	3.81	3.73	0.142	0.147
F	2.41	2.67	0.095	0.105
G	2.79	3.93	0.110	0.155
H	0.36	0.56	0.014	0.022
J	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
M	4.83	5.33	0.190	0.210
N	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

CASE 221A-02



TO-220 AB

All JEDEC dimensions and notes apply


ELECTRICAL CHARACTERISTICS ( $T_C = +25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Blocking Current (Either Direction) Rated $V_{DRM}$ , Gate Open $T_J = +125^\circ\text{C}$	$I_{DRM}$	—	—	0.1 0.5	mA
Peak On-State Voltage (Either Direction) $I_{TM} = 14\text{ A Peak}$ , Pulse Width = 1.0 to 2.0 ms, Duty Cycle $\leq 2.0\%$	$V_{TM}$	—	1.2	1.65	Volts
Gate Trigger Current, Continuous dc Main Terminal Voltage = 12 Vdc, $R_L = 100\text{ Ohms}$ Minimum Gate Pulse Width = 2.0 $\mu\text{s}$ MT2(+), G(+) All Types MT2(+), G(-) All Types MT2(-), G(-) All Types MT2(-), G(+) MAC210A	$I_{GT}$	— — — —	12 12 20 35	50 50 50 80	mA
Gate Trigger Voltage, Continuous dc Main Terminal Voltage = 12 Vdc, $R_L = 100\text{ Ohms}$ Minimum Gate Pulse Width = 2.0 $\mu\text{s}$ MT2(+), G(+) All Types MT2(+), G(-) All Types MT2(-), G(-) All Types MT2(-), G(+) MAC210A Main Terminal Voltage = Rated $V_{DRM}$ , $R_L = 10\text{ k ohms}$ , $T_J = +125^\circ\text{C}$ MT2(+), G(+); MT2(-), G(-); MT2(+), G(-) All Types MT2(-), G(+) MAC210A	$V_{GT}$	— — — — 0.2 0.2	0.9 0.9 1.1 1.4 — —	2.5 2.5 2.5 3.5 — —	Volts
Holding Current (Either Direction) Main Terminal Voltage = 12 Vdc, Gate Open, Initiating Current = 500 mA, $T_C = +25^\circ\text{C}$	$I_H$	—	6.0	50	mA
Turn-On Time Rated $V_{DRM}$ , $I_{TM} = 14\text{ A}$ , $I_{GT} = 120\text{ mA}$ , Rise Time = 0.1 $\mu\text{s}$ , Pulse Width = 2.0 $\mu\text{s}$	$t_{gt}$	—	1.5	2.0	$\mu\text{s}$
Critical Rate of Rise of Commutation Voltage Rated $V_{DRM}$ , $I_{TM} = 14\text{ A}$ , Commutating $di/dt = 4.3\text{ A/ms}$ , Gate Unenergized, $T_C = +70^\circ\text{C}$	$dv/dt_{(C)}$	5.0	—	—	$\text{V}/\mu\text{s}$
Critical Rate of Rise of Off-State Voltage ( $V_D = V_{DRM}$ , Exponential Voltage Rise, Gate Open, $T_C = +70^\circ\text{C}$ )	$dv/dt$	100	—	—	$\text{V}/\mu\text{s}$
Maximum Rate of Change of On-State Current (Rated $V_{DRM}$ , $I_{TM} = 14\text{ A Peak}$ , $I_{GT} = 100\text{ mA}$ , $T_C = +70^\circ\text{C}$ , $t_r = 0.1\text{ }\mu\text{s}$ )	$di/dt$	—	—	150	$\text{A}/\mu\text{s}$






**FIGURE 3 — MAXIMUM ON-STATE CHARACTERISTICS**



**FIGURE 4 — MAXIMUM NON-REPETITIVE SURGE CURRENT**



**FIGURE 5 — TYPICAL GATE TRIGGER VOLTAGE**




FIGURE 6 — TYPICAL GATE TRIGGER CURRENT




FIGURE 7 — TYPICAL HOLDING CURRENT





FIGURE 8 — THERMAL RESPONSE



# MAC218, A Series



**MOTOROLA**




## TRIACS (THYRISTORS)

**8 AMPERES RMS  
200-800 VOLTS**

### SILICON BIDIRECTIONAL THYRISTORS

... designed primarily for full-wave ac control applications, such as light dimmers, motor controls, heating controls and power supplies.

- Blocking Voltage to 800 Volts
- Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- TO-220 Construction Low Thermal Resistance, High Heat Dissipation and Durability




### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Repetitive Peak Off-State Voltage (1) Gate Open	$V_{DRM}$	200	Volts
MAC218, A		300	
- 5		400	
- 6		500	
- 7		600	
- 8		700	
- 9		800	
- 10			
On-State Current RMS (Conduction Angle = 360°C) ( $T_C = +80^\circ\text{C}$ )	$I_T(RMS)$	8.0	Amp
Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz)	$I_{TSM}$	100	Amp
Fusing Current ( $T_J = -40$ to $+100^\circ\text{C}$ , $t = 1$ to 8.3 ms)	$I^2t$	35	A <sup>2</sup> s
Peak Gate Power ( $T_C = +80^\circ\text{C}$ , Pulse Width = 2.0 $\mu\text{s}$ )	$P_{GM}$	16	Watts
Average Gate Power ( $T_C = +80^\circ\text{C}$ , $t = 8.3$ ms)	$P_{G(AV)}$	0.35	Watt
Peak Gate Trigger Current	$I_{GTM}$	4.0	Amp
Operating Junction Temperature Range	$T_J$	-40 to +125	°C
Storage Temperature Range	$T_{stg}$	-40 to +150	°C

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.2	°C/W

(1) Ratings apply for open gate conditions. Thyristor devices shall not be tested with a constant current source for blocking capability such that the voltage applied exceeds the rated blocking voltage.



#### NOTES

1. DIMENSION H APPLIES TO ALL LEADS
2. DIMENSION L APPLIES TO LEADS 1 AND 3
3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED
4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
5. CONTROLLING DIMENSION INCH

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
E	3.61	3.75	0.142	0.147
F	2.41	2.67	0.095	0.105
G	2.79	3.93	0.110	0.155
H	0.36	0.56	0.014	0.022
J	12.70	14.27	0.500	0.562
K	1.14	1.39	0.045	0.055
L	4.83	5.33	0.190	0.210
M	2.54	3.04	0.100	0.120
N	2.04	2.79	0.080	0.110
P	1.14	1.39	0.045	0.055
Q	5.97	6.48	0.235	0.255
R	0.00	1.27	0.000	0.050
S	1.14	-	0.045	-
T	-	2.03	-	0.080

STYLE 4  
PIN 1 MAIN TERMINAL 1  
2 MAIN TERMINAL 2  
3 GATE  
4 MAIN TERMINAL 2

**CASE 221A-02  
TO-220 AB**

## ELECTRICAL CHARACTERISTICS ( $T_C = +25^\circ\text{C}$ unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Off-State Current (Either Direction) (Rated $V_{DROM}$ @ $T_J = 125^\circ\text{C}$ , Gate Open)	$I_{DROM}$	—	—	2.0	mA
Peak On-State Voltage (Either Direction) ( $I_{TM} = 11.3$ A Peak; Pulse Width = 1.0 to 2.0 ms, Duty Cycle < 2%) ( $I_{TM} = 30$ A Peak)	$V_{TM}$	—	1.7	2.0	Volts
MAC218A		—	—	2.0	
Gate Trigger Current, Continuous dc ( $V_D = 12$ Vdc, $R_L = 12 \Omega$ ) Trigger Mode	$I_{GT}$	—	—	—	mA
MT2 (+), Gate (+)	MAC218	—	—	50	
MT2 (+), Gate (-)	MAC218	—	—	80	
MT2 (-), Gate (-)	MAC218	—	—	50	
MT2 (+), Gate (+)	MAC218A	—	—	25	
MT2 (+), Gate (-)	MAC218A	—	—	60	
MT2 (-), Gate (-)	MAC218A	—	—	25	
MT2 (-), Gate (+)	MAC218A	—	—	60	
Gate Trigger Voltage, Continuous dc ( $V_D = 12$ Vdc, $R_L = 100$ Ohms) ( $V_D = V_{DROM}$ , $R_L = 1000$ Ohms, $T_C = 125^\circ\text{C}$ )	$V_{GT}$	— 0.2	1.5	2.5	Volts
Holding Current (Either Direction) ( $V_D = 24$ Vdc, Gate Open, Initiating Current = 200 mA)	$I_H$	—	—	50 30	mA
MAC218A		—	—		
Critical Rate of Rise of Commutating Off-State Voltage (Rated $V_{DROM}$ , $I_{T(RMS)} = 6.0$ A, Commutating $di/dt = 4.3$ A/ms, Gate Unenergized, $T_C = 80^\circ\text{C}$ )	$dv/dt(c)$	5.0	—	—	V/ $\mu\text{s}$
Critical Rate of Rise of Off-State Voltage ( $V_D = V_{DROM}$ , Exponential Voltage Rise, Gate Open, $T_J = 125^\circ\text{C}$ )	$dv/dt$	100	—	—	V/ $\mu\text{s}$
Maximum Rate of Change of On-State Current (Rated $V_{DROM}$ , $I_{TM} = 11.3$ A Peak, $I_{GT} = 100$ mA, $T_J = 125^\circ\text{C}$ )	$di/dt$	—	—	150	A/ $\mu\text{s}$

FIGURE 1 — CURRENT DERATING




FIGURE 2 — POWER DISSIPATION




FIGURE 3 — NORMALIZED GATE TRIGGER CURRENT




FIGURE 4 — NORMALIZED GATE TRIGGER VOLTAGE





FIGURE 5 — NORMALIZED HOLDING CURRENT





## SILICON BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for full-wave ac control applications such as lighting systems, heater controls, motor controls and power supplies; or wherever full-wave silicon-gate-controlled devices are needed.

- Off-State Voltages to 800 Volts
- All Diffused and Glass-Passivated Junctions for Parameter Uniformity and Stability
- Small, Rugged Thermowatt Construction for Thermal Resistance and High Heat Dissipation
- Gate Triggering Guaranteed in Three modes (MAC223 series) or Four Modes (MAC223A) series

### MAXIMUM RATINGS

	Rating	Symbol	Value	Unit
Peak Repetitive Off-State Voltage ( $T_J = -40$ to $125^\circ\text{C}$ ) Note 1 (1/2 Sine Wave 50 to 60 Hz, Gate Open)		$V_{\text{DRM}}$		Volts
	3		100	
	4		200	
	5		300	
MAC223	6		400	
MAC223A	7		500	
	8		600	
	9		700	
	10		800	
On-State RMS Current ( $T_C = 80^\circ\text{C}$ ) (Full Cycle Sine Wave 50 to 60 Hz)		$I_{\text{T(RMS)}}$	25	Amp
Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz, $T_J = 125^\circ\text{C}$ )		$I_{\text{TSM}}$	250	Amp
Circuit Fusing ( $T_J = -40$ to $125^\circ\text{C}$ ; $t = 8.3$ ms)		$I^2t$	260	$\text{A}^2\text{s}$
Peak Gate Current ( $t \leq 2.0$ $\mu\text{s}$ )		$I_{\text{GM}}$	2.0	Amp
Peak Gate Voltage ( $t \leq 2.0$ $\mu\text{s}$ )		$V_{\text{GM}}$	$\pm 10$	Volts
Peak Gate Power ( $t \leq 2.0$ $\mu\text{s}$ )		$P_{\text{GM}}$	20	Watts
Average Gate Power ( $T_C = 80^\circ\text{C}$ , $t \leq 8.3$ ms)		$P_{\text{G(AV)}}$	0.5	Watts
Operating Junction Temperature Range		$T_J$	-40 to 125	$^\circ\text{C}$
Storage Temperature Range		$T_{\text{stg}}$	-40 to 150	$^\circ\text{C}$
Mounting Torque		—	8.0	in/lb


### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.2	$^{\circ}\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	60	$^{\circ}\text{C}/\text{W}$


NOTE 1: Ratings apply for open gate conditions. Devices shall not be tested with a constant current source for blocking voltage such that the voltage applied exceeds the rated blocking voltage.

## TRIACS (THYRISTORS)

**25 AMPERES RMS**  
**100-800 VOLTS**



## 2.3



NOTES:

- NOTES:  
1. DIMENSION H APPLIES TO ALL LEADS.  
2. DIMENSION L APPLIES TO LEADS 1  
AND 3.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.5	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	7.3	0.142	0.287
G	2.41	2.67	0.095	0.105
H	3.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
O	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

CASE 221-A-02  
TO-220AB



**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  and either polarity of MT2 to MT1 voltage unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Blocking Current (Note 1) ( $V_D = \text{Rated } V_{DRM}$ ) $T_J = 125^\circ\text{C}$ $T_J = 25^\circ\text{C}$	$I_{DRM}$	—	—	2.0 0.020	mA
Peak On-State Voltage ( $I_{TM} = 35\text{ A Peak, Pulse Width} \leq 2\text{ ms, Duty Cycle} \leq 2\%$ )	$V_{TM}$	—	1.4	1.85	Volts
Gate Trigger Current, Continuous dc ( $V_D = 12\text{ V, } R_L = 100\ \Omega$ ) MT2(+), G(+); MT2(-), G(-), MT2(+), G(-) All Types MT2(-), G(+) A Suffix Only	$I_{GT}$	— —	20 30	50 75	mA
Gate Trigger Voltage, Continuous dc ( $V_D = 12\text{ V, } R_L = 100\ \Omega$ ) MT2(+), G(+); MT2(-), G(-), MT2(+), G(-) All Types MT2(-), G(+) A Suffix Only ( $V_D = \text{Rated } V_{DRM}, T_J = 125^\circ\text{C, } R_L = 10\text{ k}\ \Omega$ ) All Types, All Trigger Modes	$V_{GT}$	— — 0.2	1.1 1.3 0.4	2.0 2.5 —	Volts
Holding Current ( $V_D = 12\text{ V, } I_{TM} = 200\text{ mA, Gate Open}$ )	$I_H$	—	10	50	mA
Gate Controlled Turn-On Time ( $V_D = \text{Rated } V_{DRM}, I_{TM} = 35\text{ A Peak, } I_G = 200\text{ mA}$ )	$t_{gt}$	—	1.5	—	$\mu\text{s}$
Critical Rate of Rise of Off-State Voltage ( $V_D = \text{Rated } V_{DRM}$ , Exponential Waveform, $T_C = 125^\circ\text{C}$ )	$dv/dt$	—	40	—	$\text{V}/\mu\text{s}$
Critical Rate of Rise of Commutation Voltage ( $V_D = \text{Rated } V_{DRM}, I_{TM} = 35\text{ A Peak,}$ Commutating $di/dt = 13.4\text{ A/ms,}$ Gate Unenergized, $T_C = 80^\circ\text{C}$ )	$dv/dt(c)$	—	5.0	—	$\text{V}/\mu\text{s}$

NOTE 1: Ratings apply for open gate conditions. Devices shall not be tested with a constant current source for blocking voltage such that the voltage applied exceeds the rated blocking voltage.

FIGURE 1 — RMS CURRENT DERATING




FIGURE 2 — ON-STATE POWER DISSIPATION




FIGURE 3 — GATE TRIGGER CURRENT




FIGURE 4 — GATE TRIGGER VOLTAGE




FIGURE 5 — HOLD CURRENT





FIGURE 6 — ON-STATE CHARACTERISTICS



# MAC224 series MAC224A series



**MOTOROLA**




## TRIACS (THYRISTORS)

40 AMPERES RMS\*  
200-800 VOLTS

## SILICON BIDIRECTIONAL 40 AMPERES RMS\* TRIODE THYRISTORS

... designed primarily for full-wave ac control applications such as lighting systems, heater controls, motor controls and power supplies.

- Blocking Voltage to 800 Volts
- All Diffused and Glass-Passivated Junctions for Parameter Uniformity and Stability
- Gate Triggering Guaranteed in Three Modes (MAC224 series) or Four Modes (MAC224A) series



## MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Peak Repetitive Off-State Voltage ( $T_J = -40$ to $125^\circ\text{C}$ ) Note 1. (1/2 Sine Wave 50 to 60 Hz, Gate Open)	$V_{DRM}$		Volts
MAC224		200	
MAC224A		300	
		400	
		500	
		600	
		700	
		800	
On-State RMS Current ( $T_C = 75^\circ\text{C}$ ) (Full Cycle Sine Wave 50 to 60 Hz)	$I_{T(RMS)}$	40*	Amp
Peak Nonrepetitive Surge Current (One Full Cycle, 60 Hz, $T_J = 125^\circ\text{C}$ )	$I_{TSM}$	350	Amps
Circuit Fusing ( $T_J = -40$ to $125^\circ\text{C}$ , $t = 8.3$ ms)	$I^2t$	500	$\text{A}^2\text{s}$
Peak Gate Current ( $t \leq 2.0$ $\mu\text{s}$ )	$I_{GM}$	$\pm 2.0$	Amp
Peak Gate Voltage ( $t \leq 2.0$ $\mu\text{s}$ )	$V_{GM}$	$\pm 10$	Volts
Peak Gate Power ( $t \leq 2.0$ $\mu\text{s}$ )	$P_{GM}$	20	Watts
Average Gate Power ( $T_C = 75^\circ\text{C}$ , $t \leq 8.3$ ms)	$P_{G(AV)}$	0.5	Watts
Operating Junction Temperature Range	$T_J$	$-40$ to $125$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-40$ to $150$	$^\circ\text{C}$
Mounting Torque	—	8.0	lb/in

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	60	$^\circ\text{C}/\text{W}$

Note 1. Ratings apply for open gate conditions. Devices shall not be tested with a constant current source for blocking voltage such that the voltage applied exceeds the rated blocking voltage.

\* This device is rated for use in applications subject to high surge conditions. Care must be taken to insure proper heat sinking when the device is to be used at high sustained currents. (See Figure 1 for maximum case temperatures.)



## NOTES:

1. DIMENSION H APPLIES TO ALL LEADS
2. DIMENSION L APPLIES TO LEADS 1 AND 3
3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED
4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
5. CONTROLLING DIMENSION: INCH

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
M	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	—	0.045	—
Z	—	2.03	—	0.080

STYLE 4  
PIN 1 MAIN TERMINAL 2  
2 MAIN TERMINAL 2  
3 GATE  
4 MAIN TERMINAL 2

CASE 221A-02  
(TO-220AB)

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  and either polarity of MT2 to MT1 voltage unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Blocking Current (Note 1) ( $V_D = \text{Rated } V_{DRM}, T_J = 125^\circ\text{C}$ )	$I_{DRM}$	—	—	2.0	mA
Peak On-State Voltage ( $I_{TM} = 56 \text{ A Peak, Pulse Width} \leq 2.0 \text{ ms, Duty Cycle} \leq 2\%$ )	$V_{TM}$	—	1.4	1.85	Volts
Gate Trigger Current, Continuous dc ( $V_D = 12 \text{ V, } R_L = 100 \Omega$ ) MT2(+), G(+); MT2(+), G(-); MT2(-), G(-) All Types MT2(-), G(+), A Suffix Only	$I_{GT}$	—	25 40	50 75	mA
Gate Trigger Voltage, Continuous dc ( $V_D = 12 \text{ V, } R_L = 100 \Omega$ ) MT2(+), G(+); MT2(-), G(-); MT2(+), G(-) All Types MT2(-), G(+), A Suffix Only	$V_{GT}$	—	1.1 1.3	2.0 2.5	Volts
Gate Non-Trigger Voltage ( $V_D = \text{Rated } V_{DRM}, T_J = 125^\circ\text{C, } R_L = 10 \text{ k}$ ) All Types, All Trigger Modes	$V_{GD}$	0.2	—	—	Volts
Holding Current ( $V_D = 12 \text{ Vdc, Gate Open}$ )	$I_H$	—	30	75	mA
Gate-Controlled Turn-On Time ( $V_D = \text{Rated } V_{DRM}, I_{TM} = 56 \text{ A Peak, } I_G = 200 \text{ mA}$ )	$t_{gt}$	—	1.5	—	$\mu\text{s}$
Critical Rate of Rise of Off-State Voltage ( $V_D = \text{Rated } V_{DRM}$ , Exponential Waveform, $T_C = 125^\circ\text{C}$ )	$dv/dt$	—	50	—	$\text{V}/\mu\text{s}$
Critical Rate of Rise of Commutation Voltage ( $V_D = \text{Rated } V_{DRM}, I_{TM} = 56 \text{ A Peak,}$ Commutating $di/dt = 13.4 \text{ A/ms,}$ Gate Unenergized, $T_C = 75^\circ\text{C}$ )	$dv/dt (c)$	—	5.0	—	$\text{V}/\mu\text{s}$

Note 1: Ratings apply for open gate conditions. Devices shall not be tested with a constant current source for blocking voltage such that the voltage applied exceeds the rated blocking voltage.

2.3

FIGURE 1 — RMS CURRENT DERATING





FIGURE 2 — ON-STATE POWER DISSIPATION



\* This device is rated for use in applications subject to high surge conditions. Care must be taken to insure proper heat sinking when the device is to be used at high sustained currents.

FIGURE 3 — GATE TRIGGER CURRENT




FIGURE 4 — GATE TRIGGER VOLTAGE




FIGURE 5 — HOLDING CURRENT




FIGURE 6 — ON-STATE CHARACTERISTICS





FIGURE 7 — THERMAL RESPONSE





# MOTOROLA

## MAC228-2 thru -10 MAC228A2 thru A10




### SILICON BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for industrial and consumer applications for full wave control of ac loads such as appliance controls, heater controls, motor controls, and other power switching applications.

- Sensitive Gate Triggering in Three Trigger Modes for AC Triggering or Sinking Current Sources (MAC228 series)
- Four Mode Triggering (10 mA) for Drive Circuits that Source Current (MAC228A series)
- All Diffused and Glass-Passivated Junctions for Parameter Uniformity and Stability
- Small, Rugged, Thermowatt Construction for Low Thermal Resistance and High Heat Dissipation
- Center Gate Geometry for Uniform Current Spreading

### TRIACS (THYRISTORS)

8 AMPERES RMS  
25-800 VOLTS




## 2.3

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Off-State Voltage ( $T_J = -40$ to $110^\circ\text{C}$ ) Note 1. 1/2 Sine Wave 50 to 60 Hz. Gate Open	$V_{DRM}$		Volts
MAC228		-2, A2	50
		-3, A3	100
		-4, A4	200
		-5, A5	300
		-6, A6	400
		-7, A7	500
		-8, A8	600
		-9, A9	700
		-10, A10	800
On-State RMS Current ( $T_C = 80^\circ\text{C}$ ) Full Cycle Sine Wave 50 to 60 Hz	$I_{T(RMS)}$	8.0	Amps
Peak Non-Repetitive Surge Current (One Full Cycle 60 Hz, $T_J = 110^\circ\text{C}$ )	$I_{TSM}$	80	Amps
Circuit Fusing ( $T_J = -40$ to $110^\circ\text{C}$ , $t = 8.3$ ms)	$I^2t$	40	$\text{A}^2\text{s}$
Peak Gate Current ( $t \leq 2 \mu\text{s}$ )	$I_{GM}$	$\pm 2.0$	Amps
Peak Gate Voltage ( $t \leq 2 \mu\text{s}$ )	$V_{GM}$	$\pm 10$	Volts
Peak Gate Power ( $t \leq 2 \mu\text{s}$ )	$P_{GM}$	20	Watts
Average Gate Power ( $T_C = 80^\circ\text{C}$ , $t \leq 8.3$ ms)	$P_{G(AV)}$	0.5	Watts
Operating Junction Temperature Range	$T_J$	$-40$ to $110$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-40$ to $150$	$^\circ\text{C}$
Mounting Torque		8.0	in-lb

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.2	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	60	$^\circ\text{C}/\text{W}$



STYLE 4  
PIN 1 MAIN TERMINAL 1  
2 MAIN TERMINAL 2  
3 GATE  
4 MAIN TERMINAL 2

NOTES  
1 DIMENSION H APPLIES TO ALL LEADS  
2 DIMENSION L APPLIES TO LEADS 1 AND 3

DIM	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	3.65	10.29	0.380	0.405
C	4.06	4.62	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.38	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	7.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

CASE 221A-02  
TO-220 AB



# MAC228-2 thru -10, MAC228A-2 thru A-10

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ and either polarity of MT2 to MT1 voltage unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Blocking Current (Note 1) ( $V_D = \text{Rated } V_{DRM}$ , $T_J = 110^\circ\text{C}$ )	$I_{DRM}$	—	—	2.0	mA
Peak On-State Voltage ( $I_{TM} = 11 \text{ A Peak}$ , Pulse Width $\leq 2 \text{ ms}$ , Duty Cycle $\leq 2\%$ )	$V_{TM}$	—	—	1.5	Volts
Gate Trigger Current, Continuous dc ( $V_D = 12 \text{ V}$ , $R_L = 100 \Omega$ )	$I_{GT}$	—	—	—	mA
MT2(+), G(+); MT2(+), G(-); MT2(-), G(-)	MAC228 series	—	—	5.0	
MT2(+), G(+); MT2(+), G(-); MT2(-), G(-); MT2(-), G(+)	MAC228A series	—	—	10	
Gate Trigger Voltage, Continuous dc ( $V_D = 12 \text{ V}$ , $R_L = 100 \Omega$ )	$V_{GT}$	—	—	—	Volts
MT2(+), G(+); MT2(+), G(-); MT2(-), G(-)	MAC228 series	—	—	2.2	
MT2(+), G(+); MT2(+), G(-); MT2(-), G(-); MT2(-), G(+)	MAC228A series	—	—	2.5	
( $V_D = \text{Rated } V_{DRM}$ , $T_C = 110^\circ\text{C}$ , $R_L = 10 \text{ k}$ )					
MT2(+), G(+); MT2(+), G(-); MT2(-), G(-)	All Types	0.2	—	—	
MT2(-), G(+)	MAC228A series	0.2	—	—	
Holding Current ( $V_D = 12 \text{ Vdc}$ , $I_{TM} = 200 \text{ mA}$ , Gate Open)	$I_H$	—	—	15	mA
Gate-Controlled Turn-On Time ( $V_D = \text{Rated } V_{DRM}$ , $I_{TM} = 16 \text{ A Peak}$ , $I_G = 30 \text{ mA}$ )	$t_{gt}$	—	1.5	—	$\mu\text{s}$
Critical Rate of Rise of Off-State Voltage ( $V_D = \text{Rated } V_{DRM}$ , Exponential Waveform, $T_C = 110^\circ\text{C}$ )	$dv/dt$	—	25	—	$\text{V}/\mu\text{s}$
Critical Rate of Rise of Commutation Voltage ( $V_D = \text{Rated } V_{DRM}$ , $I_{TM} = 11 \text{ A Peak}$ , Commutating $di/dt = 5.8 \text{ A/ms}$ , Gate Unenergized, $T_C = 80^\circ\text{C}$ )	$dv/dt (c)$	—	5.0	—	$\text{V}/\mu\text{s}$

Note 1: Ratings apply for open gate conditions. Devices shall not be tested with a constant current source for blocking voltage such that the voltage applied exceeds the rated blocking voltage.

FIGURE 1 — RMS CURRENT DERATING





FIGURE 2 — ON-STATE POWER DISSIPATION





# MOTOROLA

# MAC515/MAC515A 15 AMPERES RMS MAC525/MAC525A 25 AMPERES RMS

## SILICON BIDIRECTIONAL TRIODE THYRISTORS


... designed for AC control applications requiring large numbers of power cycles and ease of connection. The overmold package is an existing TO-220 device with the leads bent up and fast-on connectors welded in place. The plastic body is molded over the TO-220 for TO-3 type mounting and UL requirements. The MAC515/515A is a 15-Amp device, and the MAC525/525A is a 25-Amp device for the triac series.

- Most Reliable UL Oriented Package
- Externally Isolated With Mica (part number B52600 F016)
- Cost Reduces All New Pressfit and Isolated Stud Designs
- Fast-On Connectors for Easy Assembly
- Terminals Notched for "Wire Wrap" or Solder Connection

## TRIACS

200 - 800 VOLTS

CASE 342-01



# 2.3

## MAXIMUM RATINGS


Ratings (Note 1)	Symbol	MAC Series		Units
		515	525	
Repetitive Peak Off-State Voltage (1/2 Sine Wave 50 to 60 Hz, Gate Open) MAC515/525A-4	V <sub>DRM</sub>	200	200	Volts
-5		300		
-6		400		
-7		500		
-8		600		
-9		700		
-10		800		
RMS On-State Current (T <sub>C</sub> = 95°C) (T <sub>M</sub> = 80°C With Mica Insulator)	I <sub>T(RMS)</sub>	15	25	Amps
Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz)	I <sub>TSM</sub>	150	250	Amps
Circuit Fusing (t = 8.3 ms)	I <sup>2</sup> t	170	260	A <sup>2</sup> s
Peak Gate Current (t ≤ 2.0 μs)	I <sub>GM</sub>	2	2	Amps
Peak Gate Voltage (t ≤ 2.0 μs)	V <sub>GM</sub>	±10	±10	Volts
Peak Gate Power (t ≤ 2.0 μs)	P <sub>GM</sub>	20	20	Watts
Average Gate Power (T <sub>C</sub> = 80°C, t ≤ 8.3 ms)	P <sub>G(AV)</sub>	0.5	0.5	Watts
Operating Junction Temperature Range	T <sub>J</sub>	-40 to +125		°C
Storage Temperature Range	T <sub>stg</sub>	-40 to +150		°C
Mounting Torque (Note 2)	—	6		in.lb

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction To Case	R <sub>θJC</sub>	2.0	1.0 °C/W

Note 1: Ratings apply for open gate conditions. Devices shall not be tested with a constant current source for blocking voltages such that the voltage applied exceeds the rated blocking voltage at room temperature (~ 25°C).

Note 2: Insert greased external isolator between the plastic TO-3 type base and heat sink. Secure with two 6 x 32 screws, lock washers and nuts. Tighten to 6-inch pound torque maximum for best heat transfer, lowest mechanical stress, and highest reliability.



NOTES  
1. TERMINAL DIMENSIONS SHALL BE MEASURED AT GAUGE PLANE


DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.25	39.62	1.510	1.560
B	21.85	24.38	0.860	0.960
C	22.86	25.40	0.900	1.000
D	6.28	6.42	0.247	0.253
E	2.80	4.06	0.110	0.160
F	4.68	4.82	0.184	0.190
G	6.86	8.12	0.270	0.320
H	7.24	8.00	0.285	0.315
J	0.79	0.83	0.031	0.033
K	14.48	15.49	0.570	0.610
L	29.85	30.35	1.175	1.195
N	14.48	15.49	0.570	0.610
P	10.67	12.19	0.420	0.480
Q	3.81	4.19	0.150	0.165
R	17.78	19.30	0.700	0.760

CASE 342-01


**ELECTRICAL CHARACTERISTICS** (All Voltage Polarity Reference to MT1; Applies to either Polarity of MT2 to MT1;  
 $T_C = 25^\circ\text{C}$  unless Otherwise Noted.)

Characteristic	Symbol	MAC515/515A			MAC525/525A			Unit
		Min	Typ	Max	Min	Typ	Max	
Peak Blocking Current ( $V_D = \text{Rated } V_{DRM}$ , Gate Open) $T_C = 125^\circ\text{C}$ $T_C = 25^\circ\text{C}$	$I_{DRM}$	—	—	2.0 0.1	—	—	2.0 0.1	mA
Peak On-State Voltage (Pulse Width = 1 ms, Duty Cycle 2%) $I_{TM} = 21\text{ A Peak}$ $I_{TM} = 35\text{ A Peak}$	$V_{TM}$	—	1.3	1.80	—	—	—	V
Gate Trigger Current, Continuous dc ( $V_D = 12\text{ Vdc}$ , $R_L = 100\text{ Ohms}$ ) MT2(+), G(+); MT2(-), G(-); MT2(+), G(-) MT2(-), G(+); A Suffix Only	$I_{GT}$	—	15 30	50 75	—	20 35	50 75	mA
Gate Trigger Voltage, Continuous dc ( $V_D = 12\text{ Vdc}$ , $R_L = 100\text{ Ohms}$ , Pulse Width = 10 $\mu\text{s}$ ) MT2(+), G(+); MT2(-), G(-); MT2(+), G(-) MT2(-), G(+); A Suffix Only ( $V_D = \text{Rated } V_{DRM}$ , $R_L = 10\text{ K}\Omega$ , $T_C = 125^\circ\text{C}$ )	$V_{GT}$	—	0.9 1.4 0.2	2.0 2.5 —	—	1.1 1.3 —	2.0 2.5 —	V
Holding Current ( $V_D = 12\text{ Vdc}$ , Gate Open, $R_L = 40\text{ Ohms}$ )	$I_H$	—	6.0	40	—	10	50	mA
Turn-On Time ( $V_D = \text{Rated } V_{DRM}$ $I_{TM} = 21\text{ A}$ , $I_G = 120\text{ mA}$ $I_{TM} = 35\text{ A}$ , $I_G = 200\text{ mA}$ )	$t_{gt}$	—	1.5	—	—	1.5	—	$\mu\text{s}$
Critical Rate-Of-Rise Of Commutation Voltage ( $V_D = \text{Rated } V_{DRM}$ , $I_{TM} = 21\text{ A}$ Commutating $di/dt = 8\text{ A/ms}$ , $T_C = 100^\circ\text{C}$ ) ( $V_D = \text{Rated } V_{DRM}$ , $I_{TM} = 35\text{ A}$ Commutating $di/dt = 16\text{ A/ms}$ , $T_C = 90^\circ\text{C}$ )	$dv/dt(c)$	—	5.0	—	—	—	—	V/ $\mu\text{s}$
Critical Rate-Of-Rise Of Off-State Voltage, Exponential Rise ( $V_D = \text{Rated } V_{DRM}$ Gate Open, $T_C = 125^\circ\text{C}$ )	$dv/dt$	—	50	—	—	50	—	V/ $\mu\text{s}$

## MAC515/515A



## MAC525/525A



MAC515/515A

FIGURE 3 — MAXIMUM ON-STATE CHARACTERISTICS




FIGURE 5 — RMS CURRENT DERATING





FIGURE 7 — ON-STATE POWER DISSIPATION



MAC525/525A

FIGURE 4 — MAXIMUM ON-STATE CHARACTERISTICS




FIGURE 6 — RMS CURRENT DERATING




FIGURE 8 — ON-STATE POWER DISSIPATION




FIGURE 9 — TYPICAL GATE TRIGGER CURRENT





FIGURE 10 — TYPICAL GATE TRIGGER VOLTAGE



### MECHANICAL CONSTRUCTION OF POWER THYRISTOR PACKAGES FOR SWITCHING APPLICATIONS

Thyristors replace relays for reasons of maintenance, space, and cost effectiveness. It is imperative that the mechanical construction of thyristors be consistent with these goals. The overmold package is the state-of-the-art realization of the above, backed by an instant performance record from years of development in the TO-220 package.

Motorola has power-cycled TO-220 devices 110,000 times at 15 amperes with only one failure (see report R 79-8A) and power-cycled the overmold 40,-

000 times, successfully. Tests for temperature cycle, temperature storage, thermal shock, moisture resistance, and vibration, also passed.

The internal construction of the overmold package (Figure 11) has only one layer of 95/5 solder, and inherent chip-to-heat spreader, interface. Internally isolated devices must have several layers of solder, including soft solder around the isolator. Typically, the solder layers will fail, as the number of power cycles are increased.

FIGURE 11 — EXTERNALLY ISOLATED DEVICE





FIGURE 12 — TYPICAL INTERNALLY ISOLATED DEVICE



The overmold package is stronger than aluminum and equal to the steel TO-3 package in bending moment (Figure 13). The plastic flange eliminates isolation hardware and prevents screw-burr shorts

through the isolator. The phenolic plastic meets UL flammability requirements and is designed for UL voltage spacing requirements.

FIGURE 13 — BENDING MOMENT



Comparison of the current handling capability of internally isolated devices can be done on the dashed line of Figures 14 and 15. The equivalent

position (dashed line) is the same as the heat sink temperature ( $T_C$ ) of the internally isolated device.

FIGURE 14 — ISOLATED RMS CURRENT DERATING





FIGURE 15 — ISOLATED RMS CURRENT DERATING



For externally isolated package:

$$R_{\theta Total} = R_{\theta Chip} + R_{\theta Solder} + R_{\theta Header} + R_{\theta Grease} + R_{\theta Isolator} + R_{\theta Grease} + R_{\theta Heatsink}$$

For internally isolated package:

$$R_{\theta Total} = R_{\theta Chip} + R_{\theta Solder} (1) + R_{\theta Heat Spreader} + R_{\theta Solder} (2) + R_{\theta Isolator} + R_{\theta Solder} (3) + R_{\theta Header} + R_{\theta Grease} + R_{\theta Heatsink}$$

The same power and the same heatsink will give higher  $T_C$  externally isolated than  $T_C$  internally isolated because of their relative position in the thermal equation. Both parts will have the same  $T_J$ .



# MAC3010 MAC3020 MAC3030 MAC3040 series




**MOTOROLA**




## TRIACS (THYRISTORS)

### SILICON BIDIRECTIONAL TRIODE THYRISTORS

... designed for full-wave ac power control applications, and specifically designed to be used in conjunction with MOC30XX opto couplers in circuits similar to that shown below.



- Input to Output Isolation to 7.5 kV
- Zero Crossover Firing
- Low Drive Currents
- Load Can Be in Either Hot or Ground Line
- Load Current Controlled Up to 40 A



-4



-8, -15, -25



-40



-40I

### MAXIMUM RATINGS

Rating	Symbol	Current Ratings						Unit
		-4	-8	-15	-25	-40	-40I	
On-State RMS Current (see Figure 1) (Full Cycle Sine Wave 50 to 60 Hz)	$I_T(RMS)$	4.0	8.0	15	25	40	40	Amps
Peak Nonrepetitive Surge Current (One Full Cycle, 60 Hz, $T_J = 110^\circ\text{C}$ )	$I_{TSM}$	30	80	150	250	300	300	Amps
Circuit Fusing Considerations ( $T_J = -40$ to $+110^\circ\text{C}$ , $t = 8.3$ ms)	$I^2t$	3.6	26	90	260	370	370	A <sup>2</sup> sec
Peak Gate Voltage ( $t \leq 2.0$ $\mu\text{s}$ )	$V_{GM}$	$\pm 5$	$\pm 10$	$\pm 10$	$\pm 10$	$\pm 10$	$\pm 10$	Volts
Peak Gate Power ( $t \leq 2.0$ $\mu\text{s}$ )	$P_{GM}$	10	20	20	20	20	20	Watts
Average Gate Power ( $T_C = 80^\circ\text{C}$ , $t \leq 8.3$ ms)	$P_{G(AV)}$	0.5	0.5	0.5	0.5	0.5	0.5	Watts
Peak Gate Current ( $t \leq 2.0$ $\mu\text{s}$ )	$I_{GM}$	11	12	12	12	12	12	Amps
Operating Junction Temperature Range	$T_J$	-40 to +125						$^\circ\text{C}$
Storage Temperature Range	$T_{stg.}$	-40 to +150						$^\circ\text{C}$
Mounting Torque	—	6.0	8.0	8.0	8.0	30	30	in. lb.
MAC3010/MAC3030 MAC3020/MAC3040	$V_{DRM}$	250 400	250 400	250 400	250 400	250 400	250 400	Volts
<b>THERMAL CHARACTERISTICS</b>								
Characteristic	Symbol	-4	-8	-15	-25	-40	-40I	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.5	2.2	2.0	1.2	0.9	0.9	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	60	60	60	1.0	1.0	$^\circ\text{C}/\text{W}$

\* $T_J$  -40° to +100°C.

#### —4 CURRENT RATING

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ , and Either Polarity of MT2 to MT1 Voltage unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Blocking Current (Note 1) ( $V_D = T_J = 110^\circ\text{C}$ )	$I_{DRM}$	—	—	2.0	mA
Peak On-State Voltage (Either Direction) ( $I_{TM} = 6\text{ A Peak}$ ; Pulse Width $\leq 2.0\text{ ms}$ , Duty Cycle $\leq 2.0\%$ )	$V_{TM}$	—	—	2.0	Volts
Gate Trigger Current, Continuous dc ( $V_D = 12\text{ V}$ , $R_L = 100\ \Omega$ ) MT2(+), G(+); MT2(-), G(-)	$I_{GT}$	—	—	30	mA
Gate Trigger Voltage, Continuous dc ( $V_D = 12\text{ V}$ , $R_L = 100\ \Omega$ ) MT2(+), G(+); MT2(-), G(-) ( $R_L = 10\text{ k}\ \Omega$ , $T_J = 110^\circ\text{C}$ ) MT2(+), G(+); MT1(-), G(-)	$V_{GT}$	—	—	2.0	Volts
Holding Current ( $V_D = 12\text{ V}$ , $I_{TM} = 200\text{ mA}$ , Gate Open)	$I_H$	—	—	40	mA
Gate Controlled Turn-On Time ( $I_{TM} = 6\text{ A pk}$ , $I_G = 100\text{ mA}$ )	$t_{gt}$	—	1.5	—	$\mu\text{s}$
Critical Rate of Rise of Commutation Voltage ( $I_{TM} = 6\text{ A pk}$ , Commutating $di/dt = 3.1\text{ A/ms}$ , Gate Unenergized, $T_C = 85^\circ\text{C}$ )	$dv/dt(C)$	—	5.0	—	$\text{V}/\mu\text{s}$
Critical Rate of Rise of Off-State Voltage (Exponential Waveform, $T_C = 110^\circ\text{C}$ )	$dv/dt$	—	20	—	$\text{V}/\mu\text{s}$

Note 1: Ratings apply for open gate conditions. Thyristor devices shall not be tested with a constant current source for blocking voltage such that the voltage applied exceeds the rated blocking voltage.

FIGURE 1 — CURRENT DERATING AND  
POWER DISSIPATION  
REFERENCE: CASE TEMPERATURE





FIGURE 1A — POWER DISSIPATION  
REFERENCE: AMBIENT TEMPERATURE





—8, —15, —25 CURRENT RATINGS

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ , and Either Polarity of MT2 to MT1 Voltage unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Blocking Current (Note 1) ( $T_J = 125^\circ\text{C}$ )	$I_{DRM}$	—	—	2.0	mA
Peak On-State Voltage ( $I_{TM} = \sqrt{2} I_T(\text{RMS})$ A Peak; Pulse Width $\leq 2.0$ ms, Duty Cycle $\leq 2.0\%$ )	$V_{TM}$	—	—	1.6 1.6 1.85	Volts
Gate Trigger Current, Continuous dc ( $V_D = 12$ V, $R_L = 100$ Ohms) MT2(+), G(+); MT2(-), G(-) All Types	$I_{GT}$	—	—	40	mA
Gate Trigger Voltage, Continuous dc ( $V_D = 12$ V, $R_L = 100$ Ohms) MT2(+), G(+); MT2(-), G(-) All Types ( $T_J = 125^\circ\text{C}$ , $R_L = 10$ k Ohms) MT2(+), G(+); MT2(-), G(-) All Types	$V_{GT}$	— 0.2	—	2.0	Volts
Holding Current ( $V_D = 12$ V, $I_{TM} = 200$ mA, Gate Open)	$I_H$	—	—	40	mA
Gate Controlled Turn-On Time ( $I_{TM} = :2 I_T(\text{RMS})$ A Peak, $I_G = 100$ mA)	$t_{gt}$	—	1.5	—	$\mu\text{s}$
Critical Rate of Rise of Commutation Voltage ( $I_{TM} = :2 I_T(\text{RMS})$ A Peak, Commutating $di/dt = 0.52 I_T(\text{RMS})$ A/ms, Gate Unenergized, $T_C = 80^\circ\text{C}$ )	$dv/dt(C)$	—	5.0	—	V/ $\mu\text{s}$
Critical Rate of Rise of Off-State Voltage (Exponential Waveform, $T_C = 125^\circ\text{C}$ )	$dv/dt$	40	—	—	V/ $\mu\text{s}$

Note 1: Ratings apply for open gate conditions. Thyristor devices shall not be tested with a constant current source for blocking voltage such that the voltage applied exceeds the rated blocking voltage.



—40, —40I Current Ratings

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ , and Either Polarity of MT2 to MT1 Voltage unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Blocking Current (Note 1) ( $T_J = 110^\circ\text{C}$ )	$I_{\text{DRM}}$	—	—	2.0	mA
Peak On-State Voltage (Either Direction) ( $I_{\text{TM}} = 56 \text{ A}$ Peak; Pulse Width $\leq 2.0 \text{ ms}$ , Duty Cycle $\leq 2.0\%$ )	$V_{\text{TM}}$	—	—	1.85	Volts
Gate Trigger Current, Continuous dc ( $V_D = 12 \text{ V}$ , $R_L = 100 \Omega$ ) MT2(+), G(+); MT2(-), G(-)	$I_{\text{GT}}$	—	—	40	mA
Gate Trigger Voltage, Continuous dc ( $V_D = 12 \text{ V}$ , $R_L = 100 \Omega$ ) MT2(+), G(+); MT2(-), G(-) ( $R_L = 10 \text{ k} \Omega$ , $T_J = 110^\circ\text{C}$ ) MT2(+), G(+); MT1(-), G(-)	$V_{\text{GT}}$	— 0.2	—	2.0	Volts
Holding Current ( $V_D = 12 \text{ V}$ , $I_{\text{TM}} = 200 \text{ mA}$ , Gate Open)	$I_{\text{H}}$	—	—	50	mA
Gate Controlled Turn-On Time ( $I_{\text{TM}} = 56 \text{ A}$ pk, $I_G = 200 \text{ mA}$ )	$t_{\text{gt}}$	—	1.5	—	$\mu\text{s}$
Critical Rate of Rise of Commutation Voltage ( $I_{\text{TM}} = 56 \text{ A}$ pk, Commutating $di/dt = 22 \text{ A/ms}$ , Gate Unenergized, $T_C = 60^\circ\text{C}$ )	$dv/dt(\text{C})$	5.0	—	—	$\text{V}/\mu\text{s}$
Critical Rate of Rise of Off-State Voltage (Exponential Waveform, $T_C = 110^\circ\text{C}$ )	$dv/dt$	30	—	—	$\text{V}/\mu\text{s}$

Note 1: Ratings apply for open gate conditions. Thyristor devices shall not be tested with a constant current source for blocking voltage such that the voltage applied exceeds the rated blocking voltage.

FIGURE 4 — RMS CURRENT DERATING





FIGURE 5 — ON-STATE POWER DISSIPATION



## USING THE MOC OPTO COUPLERS AND MAC TRIAC SERIES DEVICES

The MOCXXX Opto Coupler can be used as a triac driver with MACXXX-X by selecting  $R_C$  to limit the surge current thru the coupler and yet supply enough gate drive to the triac to guarantee complete turn on. The maximum surge current rating of the coupler ( $I_{TSM}$ ) determines the minimum value of  $R_C$ :

$$R_C (\text{min}) = \frac{V_{in(pk)}}{I_{TSM} (\text{coupler})}$$

For high line 110 Vac nominal voltage:  $V_{in(pk)} = 187 \text{ V}$ .

$$R_C (\text{min}) = \frac{187 \text{ V}}{1.2 \text{ A}} = 155.8 \text{ ohms}$$

In practice, this would be a 180 ohm resistor.

The maximum gate drive required determines the maximum value of  $R_C$ :

$$R_C (\text{max}) = \frac{V_{IH} - V_{TM}}{I_{GT} (\text{triac})}$$

Where  $V_{IH}$  is the inhibit voltage of the coupler and  $V_{TM}$  is the on-state voltage of the triac in the coupler.

For the MOC3040 and MAC3040 -25  $V_{IH} = 40 \text{ V}$ ,  $V_{TM} = 3.0 \text{ V}$ , and  $I_{GT} = 40 \text{ mA}$ .

$$R_C (\text{max}) = \frac{40 \text{ V} - 3.0 \text{ V}}{40 \text{ mA}} = 930 \text{ ohms}$$

In practice, the gate is driven two or three times  $I_{GT}$  to guarantee complete turn on.  $R_C (\text{max})$  would be 460 ohms or 310 ohms.

The line voltage at turn on is:

$$V_{\text{Line at turn on}} = R_C \cdot I_{GT} + V_{TM} (\text{coupler}) + V_{GT} (\text{triac})$$

For the above example  $V_{GT} (\text{triac}) = 2.0 \text{ V}$ ,  $I_{GT} = 80 \text{ mA}$ ,  $R_C = 210 \text{ ohms}$ .

$$V_{\text{Line at turn on}} = (210)(0.08 \text{ A}) + 3.0 \text{ V} + 2.0 \text{ V} = 22 \text{ V}$$

### Resistive Loads

Resistive heating elements and incandescent lamps are typical loads for the triac. Cold incandescent lamps can draw 5-6 times their hot RMS value on start up. The triac

must be specified to sustain the repetitive surge ( $I_{TSM}$ ). In practice, the RMS value is chosen at two times actual so the surge rating of the triac will be very high.

### Inductive Loads

Motors, solenoids, and magnets are typical problem loads for the triac and coupler. Since the triac turns off as the current approaches zero, but the inductive voltage is still high, it appears to the triac as a rise in applied voltage. If this rate of rise in voltage exceeds the  $dv/dt$  commutating of the triac or the  $dv/dt$  static of the coupler, the triac will turn back on.

### Snubber Network

When the  $dv/dt$  of the circuit exceeds the capability of the coupler or triac, a  $R_S C_S$  network is placed across the main terminals of the triac. In most applications the snubber used for the triac will also protect the coupler. The  $R_S$  also limits the energy from the  $C_S$  destroying the gate region on the first use of the triac.

Since the power factor of the board (cosine of the I-V phase shift) is not always known, a typical design can be a starting point for scope verification.

For power factor = 0.1, 110 V nominal line.

$$V_{\text{turn off voltage}} = V_{pk} \sin \phi \approx V_{pk} \approx 187 \text{ V}$$

Setting the  $dv/dt$   $C$  (triac) equal to the circuit  $V_{\text{Turn off}}$  over the snubber time constant and solving for  $R_S$ :

$$dv/dt \text{ C (triac)} = \frac{V_{\text{Turn off}}}{R_S C_S}$$

$$R_S = \frac{V_{\text{Turn off}}}{dv/dt \text{ (C)} C_S}$$


For MAC3030-25  $dv/dt \text{ (C)} = 5.0 \text{ V}/\mu\text{s}$ , and choosing  $C_S = 0.1 \mu\text{F}$

$$R_S = \frac{187 \text{ V}}{(5.0 \text{ V}/\mu\text{s})(0.1 \mu\text{F})}$$

$$R_S = 374 \text{ ohms}$$

In practice,  $R_S$  is selected empirically. For more details see AN780A.

# OUTLINE DIMENSIONS




STYLES

- PIN 1 MT1
- 2 MT2
- 3 GATE

NOTES

- 1 LEADS, TRUE POSITIONED WITHIN 0.25 mm (0.010 DIA) TO DIM "A" 8" B" AT MAXIMUM MATERIAL CONDITION
- 2 MT - MAIN TERMINAL




STYLE 4

- PIN 1 MT1
- 2 MT2
- 3 GATE
- 4 MT2


NOTES

- 1 DIMENSION H APPLIES TO ALL LEADS
- 2 DIMENSION L APPLIES TO LEADS 1 AND 3



STYLE 2

- 1 MT1
- 2 GATE
- 3 MT2



STYLE 2

- PIN 1. MT1
- 2. GATE
- 3. MT2







### BIDIRECTIONAL DIODE THYRISTORS

... designed for full-wave triggering in Triac phase control circuits, half-wave SCR triggering application and as voltage level detectors. Supplied in an inexpensive plastic TO-92 package for high-volume requirements, this low-cost plastic package is readily adaptable for use in automatic insertion equipment.

- Low Switching Voltage – 8.0 Volts Typical
- Uniform Characteristics in Each Direction
- Low On-State Voltage – 1.7 Volts Maximum
- Low Off-State Current – 0.1  $\mu$ A Maximum
- Low Temperature Coefficient – 0.02 %/°C Typical

### SILICON BIDIRECTIONAL SWITCH (PLASTIC)



STYLE 12:  
PIN 1. MAIN TERMINAL 1  
2. GATE  
3. MAIN TERMINAL 2

DIM	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.14	1.40	0.045	0.055
H	—	2.54	—	0.100
J	2.41	2.67	0.095	0.105
K	12.70	—	0.500	—
L	5.35	—	0.250	—
N	2.03	2.92	0.080	0.115
P	2.92	—	0.115	—
R	3.43	—	0.135	—
S	0.36	0.41	0.014	0.016

All JEDEC dimensions and notes apply.

CASE 29-02  
TO-92  
PLASTIC

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Dissipation	$P_D$	500	mW
DC Forward Current	$I_F$	200	mA
DC Gate Current (off-state only)	$I_G(\text{off})$	5.0	mA
Repetitive Peak Forward Current (1.0% Duty Cycle, 10 $\mu$ s Pulse Width, $T_A = 100^\circ\text{C}$ )	$I_{FM(\text{rep})}$	2.0	Amp
Non-Repetitive Forward Current 10 $\mu$ s Pulse Width, $T_A = 25^\circ\text{C}$	$I_{FM(\text{nonrep})}$	6.0	Amp
Operating Junction Temperature Range	$T_J$	-55 to +125	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-65 to +150	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Switching Voltage MBS4991 MBS4992	$V_S$	6.0 7.5	8.0 8.0	10 9.0	Vdc
Switching Current MBS4991 MBS4992	$I_S$	— —	175 90	500 120	$\mu\text{A}_{dc}$
Switching Voltage Differential MBS4991 MBS4992	$ V_{S1} - V_{S2} $	— —	0.3 0.1	0.5 0.2	Vdc
Gate Trigger Current ( $V_F = 5.0\text{ Vdc}$ , $R_L = 1.0\text{ K ohm}$ ) MBS4992	$I_{GF}$	—	—	100	$\mu\text{A}_{dc}$
Holding Current MBS4991 MBS4992	$I_H$	— —	0.7 0.2	1.5 0.5	$\text{mA}_{dc}$
Off-State Blocking Current ( $V_F = 5.0\text{ Vdc}$ , $T_A = 25^\circ\text{C}$ ) ( $V_F = 5.0\text{ Vdc}$ , $T_A = 85^\circ\text{C}$ ) ( $V_F = 5.0\text{ Vdc}$ , $T_A = 25^\circ\text{C}$ ) ( $V_F = 5.0\text{ Vdc}$ , $T_A = 100^\circ\text{C}$ ) MBS4991 MBS4991 MBS4992 MBS4992	$I_B$	— — — —	0.08 2.0 0.08 6.0	1.0 10 0.1 10	$\mu\text{A}_{dc}$
Forward On-State Voltage ( $I_F = 175\text{ mA}_{dc}$ ) ( $I_F = 200\text{ mA}_{dc}$ ) MBS4991 MBS4992	$V_F$	— —	1.4 1.5	1.7 1.7	Vdc
Peak Output Voltage ( $C_G = 0.1\text{ }\mu\text{F}$ , $R_L = 20\text{ ohms}$ , Figure 7)	$V_O$	3.5	4.8	—	Vdc
Turn-On Time (Figure 8)	$t_{on}$	—	1.0	—	$\mu\text{s}$
Turn-Off Time (Figure 9)	$t_{off}$	—	30	—	$\mu\text{s}$
Temperature Coefficient of Switching Voltage ( $-50$ to $+125^\circ\text{C}$ )	$T_C$	—	+0.02	—	$\%/^\circ\text{C}$

2.3

## TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 – SWITCHING VOLTAGE versus TEMPERATURE




FIGURE 2 – SWITCHING CURRENT versus TEMPERATURE




FIGURE 3 – HOLDING CURRENT versus TEMPERATURE




FIGURE 4 – OFF-STATE BLOCKING CURRENT versus TEMPERATURE




FIGURE 5 – ON-STATE VOLTAGE versus FORWARD CURRENT



FIGURE 6 – PEAK OUTPUT VOLTAGE (FUNCTION OF  $R_L$  AND  $C_C$ )

FIGURE 7 – PEAK OUTPUT VOLTAGE TEST CIRCUIT






FIGURE 8 – TURN-ON TIME TEST CIRCUIT




Turn-on time is measured from the time  $V_S$  is achieved to the time when the anode voltage drops to within 90% of the difference between  $V_S$  and  $V_F$ .

FIGURE 9 – TURN-OFF TIME TEST CIRCUIT



With the SBS in conduction and the relay contacts open, close the contacts to cause anode A2 to be driven negative. Decrease C until the SBS just remains off when anode A2 becomes positive. The turn-off time,  $t_{off}$ , is the time from initial contact closure and until anode A2 voltage reaches zero volts.

FIGURE 10 – DEVICE EQUIVALENT CIRCUIT, CHARACTERISTICS AND SYMBOLS





## PLASTIC SILICON CONTROLLED RECTIFIERS

... designed and tested for repetitive peak operation required for CD ignition, fuel ignitors, flash circuits, motor controls and low-power switching applications.

- 150 Amperes for 2  $\mu$ s Safe Area
- High dv/dt
- Very Low VF at High Current
- Low-Cost TO-92
- KAG Pinout Available As MCR23 Series

## MAXIMUM RATINGS



Rating	Symbol	Value	Unit
Peak Repetitive Reverse Blocking Voltage	$V_{RRM}$		Volts
MCR22-2		50	
MCR22-3		100	
MCR22-4		200	
MCR22-5		300	
MCR22-6		400	
MCR22-7		500	
MCR22-8		600	
On-State Current RMS (All Conduction Angles)	$I_T(RMS)$	1.5	Amps
Peak Nonrepetitive Surge Current, $T_A = 25^\circ C$ (1/2 cycle, Sine Wave, 60 Hz)	$I_{TSM}$	15	Amps
Circuit Fusing Considerations, $T_A = 25^\circ C$ ( $t = 2.0$ to $8.3$ ms)	$I^2 t$	0.9	$A^2 s$
Peak Gate Power, $T_A = 25^\circ C$	$P_{GM}$	0.5	Watts
Average Gate Power, $T_A = 25^\circ C$	$P_{G(AV)}$	0.1	Watts
Peak Forward Gate Current, $T_A = 25^\circ C$ (300 $\mu s$ , 120 PPS)	$I_{FGM}$	0.2	Amps
Peak Reverse Gate Voltage	$V_{RGM}$	5.0	Volts
Operating Junction Temperature Range @ Rated $V_{RRM}$ and $V_{DRM}$	$T_J$	-40 to +125	$^\circ C$
Storage Temperature Range	$T_{stg}$	-40 to +150	$^\circ C$
Lead Solder Temperature (Lead Length $\geq 1/16"$ from case, 10 s Max)	—	+230	$^\circ C$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	50	$^\circ C/W$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	160	$^\circ C/W$

## PLASTIC SILICON CONTROLLED RECTIFIERS

1.5 AMPERE RMS  
50 thru 600 VOLTS



## NOTES:

1. CONTOUR OF PACKAGE BEYOND ZONE "P" IS UNCONTROLLED.
2. DIM "F" APPLIES BETWEEN "H" AND "L". DIM "D" & "S" APPLIES BETWEEN "L" & 12.70 mm (0.5") FROM SEATING PLANE. LEAD DIM IS UNCONTROLLED IN "H" & BEYOND 12.70 mm (0.5") FROM SEATING PLANE.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
E	0.41	0.48	0.016	0.019
F	1.14	1.40	0.045	0.055
G	—	2.54	—	0.100
H	2.41	2.67	0.095	0.105
J	12.70	—	0.500	—
K	6.35	—	0.250	—
L	2.03	2.92	0.080	0.115
M	2.92	—	0.115	—
N	3.43	—	0.135	—
P	0.36	0.41	0.014	0.016

All JEDEC dimensions and notes apply.  
CASE 29-02  
TO-92

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.  $R_{GK} = 1000\text{ Ohms}$ .)

Characteristic		Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Voltage ( $T_C = 125^\circ\text{C}$ )	MCR22-2 MCR22-3 MCR22-4 MCR22-5 MCR22-6 MCR22-7 MCR22-8	$V_{DRM}$	50 100 200 300 400 500 600	— — — — — — —	— — — — — — —	Volts
Peak Forward Blocking Current (Rated $V_{DRM}$ , $T_C = 25^\circ\text{C}$ ) (Rated $V_{DRM}$ , $T_C = 125^\circ\text{C}$ )		$I_{DRM}$	— —	— —	10 200	$\mu\text{A}$
Peak Reverse Blocking Current (Rated $V_{RRM}$ , $T_C = 25^\circ\text{C}$ ) (Rated $V_{RRM}$ , $T_C = 125^\circ\text{C}$ )		$I_{RRM}$	— —	— —	10 200	$\mu\text{A}$
Forward "On" Voltage ( $I_{TM} = 1.0\text{ A peak}$ )		$V_{TM}$	—	1.2	1.7	Volts
Gate Trigger Current (Continuous dc) (Note 1) (Anode Voltage = 6.0 Vdc, $R_L = 100\text{ Ohms}$ )	$T_C = 25^\circ\text{C}$ $T_C = -40^\circ\text{C}$	$I_{GT}$	— —	30 —	200 500	$\mu\text{A}$
Gate Trigger Voltage (Continuous dc) (Anode Voltage = 7.0 Vdc, $R_L = 100\text{ Ohms}$ ) (Anode Voltage = Rated $V_{DRM}$ , $R_L = 100\text{ Ohms}$ )	$T_C = 25^\circ\text{C}$ $T_C = -40^\circ\text{C}$ $T_C = 125^\circ\text{C}$	$V_{GT}$ $V_{GD}$	— 0.1	— —	0.8 1.2	Volts
Holding Current (Anode Voltage = 12 Vdc)	$T_C = 25^\circ\text{C}$ $T_C = -40^\circ\text{C}$	$I_H$	— —	2.0 —	5.0 10	mA
Forward Voltage Application Rate ( $T_C = 125^\circ\text{C}$ )		$dv/dt$	—	25	—	$\text{V}/\mu\text{s}$
Turn-On Time		$t_{on}$	—	1.2	—	$\mu\text{s}$
Turn-Off Time		$t_{off}$	—	40	—	$\mu\text{s}$

NOTE 1.  $R_{GK}$  Current Not Included in Measurement

## CURRENT DERATING

FIGURE 1 — MAXIMUM CASE TEMPERATURE




FIGURE 2 — MAXIMUM AMBIENT TEMPERATURE






FIGURE 3 — TYPICAL FORWARD VOLTAGE




FIGURE 4 — PEAK REPETITIVE CAPACITOR DISCHARGE CURRENT




FIGURE 5 — PEAK REPETITIVE SINUSOIDAL CURVE





FIGURE 6 — THERMAL RESPONSE



## TYPICAL CHARACTERISTICS

FIGURE 7 — GATE TRIGGER VOLTAGE




FIGURE 8 — TYPICAL GATE TRIGGER CURRENT




FIGURE 9 — HOLDING CURRENT





FIGURE 10 — POWER DISSIPATION



### THYRISTOR APPLICATION NOTES

- AN-240 SCR Power Control Fundamentals
- AN-295 Suppressing RFI in Thyristor Circuits
- AN-443 Directional and Speed Control for Series, Universal and Shunt Motors
- AN-482 Electronic Speed Control of Appliance Motors
- AN-527 Theory, Characteristics and Applications of the Programmable Unijunction Transistor

- AN-568 A Fuse-Thyristor Coordinator Primer
- AN-599 Mounting Techniques for Metal Packaged Power Semiconductors

To obtain copies of these notes list the AN number(s) on your company letterhead and send your request to:

Technical Information Center  
Motorola Semiconductor Products, Inc.  
P.O. Box 20912  
Phoenix, Arizona 85036

# MCR63-1 thru 10 MCR64-1 thru 10 MCR65-1 thru 10



**MOTOROLA**

## REVERSE BLOCKING TRIODE THYRISTOR

... designed for industrial and consumer applications such as power supplies; battery chargers; temperature, motor, light, and welder controls.

- Economical for a Wide Range of Uses
- High Surge Current —  $I_{TSM} = 550$  Amp
- Rugged Construction in Either Pressfit, Stud, or Isolated Stud
- Glass Passivated Junctions for Maximum Reliability

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Forward and Reverse Blocking Voltage	$V_{DRM}^{(1)}$ or $V_{RRM}$	25 50 100 200 300 400 500 600 700 800	Volts
Non-Repetitive Peak Reverse Blocking Voltage ( $t \leq 5.0$ ms)	$V_{RSM}$	35 75 150 300 400 500 600 700 800 900	Volts
Forward Current RMS	$I_T(RMS)$	55	Amp
Peak Surge Current (One cycle, 60 Hz) ( $T_J = -40$ to $+125^\circ C$ )	$I_{TSM}$	550	Amp
Circuit Fusing Considerations ( $T_J = -40$ to $+125^\circ C$ ) ( $t = 1.0$ to $8.3$ ms)	$I^2 t$	1255	$A^2 s$
Peak Gate Power	$P_{GFM}$	20	Watts
Average Gate Power (Pulse Width $< 2 \mu s$ )	$P_{GF(AV)}$	0.5	Watt
Peak Forward Gate Current	$I_{GFM}$	2.0	Amp
Peak Gate Voltage — Forward	$V_{GFM}$	10	Volts
Reverse	$V_{GRM}$	10	Volts
Operating Junction Temperature Range	$T_J$	$-40$ to $+125$	$^\circ C$
Storage Temperature Range	$T_{stg}$	$-40$ to $+150$	$^\circ C$
Stud Torque	—	30	in. lb.

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case Pressfit and Stud	$R_{\theta JC}$	1.0	$^\circ C/W$
Isolated Stud	—	1.1	$^\circ C/W$

(1)  $V_{RRM}$  for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices shall not have a positive bias applied to the gate concurrently with a negative potential on the anode.

## SILICON CONTROLLED RECTIFIER

55 AMPERES RMS  
25–800 VOLTS



CASE 310-01  
MCR63 series


CASE 311-01  
MCR65 series

CASE 263-03  
MCR64 series



MCR63 series

STYLE 1  
1. CATHODE  
2. GATE  
3. CASE ANODE




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	12.73	12.83	0.501	0.509
F	—	4.06	—	0.160
G	2.16	2.41	0.085	0.095
H	1.52	1.78	0.060	0.070
J	7.87	8.83	0.300	0.350
K	—	26.57	—	1.045
L	—	17.92	—	0.705
O	1.40	2.16	0.055	0.085

CASE 310-01



MCR65 series

STYLE 1  
1. CATHODE  
2. GATE  
3. ANODE




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.00	14.20	0.551	0.559
B	12.73	12.83	0.501	0.505
C	—	32.51	—	1.280
F	—	4.06	—	0.160
G	2.16	2.41	0.085	0.095
H	1.60	2.01	0.063	0.079
J	10.67	11.56	0.420	0.455
K	7.82	8.89	0.300	0.350
L	6.48	8.89	0.255	0.350
O	1.40	2.16	0.055	0.085
T	3.43	3.81	0.135	0.150

CASE 311-01



MCR64 series

STYLE 1  
PH. 1. CATHODE  
2. GATE  
3. ANODE



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.24	15.40	0.604	0.614
B	14.00	14.20	0.551	0.559
C	26.67	30.23	1.050	1.190
F	2.43	4.06	0.095	0.160
H	2.25	REF	0.090	REF
J	10.67	11.56	0.420	0.455
K	15.75	17.02	0.620	0.670
L	7.62	8.88	0.300	0.350
O	1.40	2.16	0.055	0.085
R	1.66	REF	0.065	REF
Y	17.75	17.83	0.501	0.505

CASE 263-03

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Peak Forward Blocking Current ( $V_D = \text{Rated } V_{DRM}$ , with gate open, $T_J = 125^\circ\text{C}$ )	$I_{DRM}$	—	2.0	mA
Peak Reverse Blocking Current ( $V_R = \text{Rated } V_{RRM}$ , with gate open, $T_J = 125^\circ\text{C}$ )	$I_{RRM}$	—	2.0	mA
Forward "On" Voltage ( $I_{TM} = 175 \text{ A Peak}$ )	$V_{TM}$	—	2.0	Volts
Gate Trigger Current (Continuous dc) ( $V_D = 12 \text{ V}$ , $R_L = 50 \Omega$ )	$I_{GT}$	— —	40 75	mA
Gate Trigger Voltage (Continuous dc) ( $V_D = 12 \text{ V}$ , $R_L = 50 \Omega$ )	$V_{GT}$	— — 0.2	3.0 3.5 —	Volts
Holding Current ( $V_D = 12 \text{ V}$ , $R_L = 50 \Omega$ , Gate Open)	$I_H$	—	60	mA
Forward Voltage Application Rate ( $T_J = 125^\circ\text{C}$ , $V_D = \text{Rated } V_{DRM}$ )	$dv/dt$	50	—	V/ $\mu\text{s}$

2.3

FIGURE 1 — AVERAGE CURRENT DERATING





FIGURE 2 — POWER DISSIPATION



**MCR67 series**  
**MCR68 series**  
 (12 Amperes RMS)  
**MCR69 series**  
 (25 Amperes RMS)



**MOTOROLA**




**REVERSE BLOCKING TRIODE THYRISTOR**

... designed for overvoltage protection in crowbar circuits.

- Glass-Passivated Junctions for Greater Parameter Stability and Reliability
- Center-Gate Geometry for Uniform Current Spreading Enabling High Discharge Current
- Small Rugged, Thermowatt or Metal Packages Constructed for Low Thermal Resistance for Maximum Power Dissipation and Durability
- High Capacitor Discharge Current  
 300 Amps (MCR67, 68)  
 750 Amps (MCR69)

**2.3**

**MAXIMUM RATINGS**

Rating	Symbol	MCR67	MCR68	MCR69	Unit
		Value			
Repetitive Peak Forward or Reverse Blocking Voltage (Note 1) ( $T_J = -40$ to $+125^{\circ}\text{C}$ )	$V_{DRM}$ or $V_{RRM}$				Volts
	-1				
	-2				
	-3				
Peak Discharge Current (Note 2)	$I_{TM}$	300	300	750	Amps
On-State Current ( $T_C = 85^{\circ}\text{C}$ ) (1/2 Cycle, Sine Wave, 60 Hz)	$I_{T(RMS)}$	12	12	25	Amps
	$I_{T(AV)}$	8	8	16	
Peak Non-Repetitive Surge Current (1/2 Cycle, Sine Wave, 60 Hz, $T_J = 125^{\circ}\text{C}$ )	$I_{TSM}$	100	100	300	Amps
Circuit Fusing ( $t \leq 8.3$ ms)	$I^2t$	40	40	375	$\text{A}^2\text{s}$
Critical Rate-of-Rise of Current (Note 3)	$di/dt$	75		100	$\text{A}/\mu\text{s}$
Peak Gate Current ( $t \leq 2.0$ $\mu\text{s}$ )	$I_{GM}$	2.0			Amps
Peak Gate Power ( $t \leq 2.0$ $\mu\text{s}$ )	$P_{GM}$	20			Watts
Average Gate Power	$P_{G(AV)}$	0.5			Watt
Operating Junction Temperature Range	$T_J$	$-40$ to $+125$			$^{\circ}\text{C}$
Storage Temperature Range	$T_{stg}$	$-40$ to $+150$			$^{\circ}\text{C}$
Mounting Torque	—	15	8	8	in.lb.

**THERMAL CHARACTERISTICS**


Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.0	2.0	1.5	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	60			$^\circ\text{C}/\text{W}$

**NOTES:**

1.  $V_{DRM}$  for all types can be applied on a continuous basis over the operating junction temperature range without recurring damage. Ratings apply for open or shorted gate conditions or negative voltage on the gate. Devices should not be tested for blocking voltage such that the supply voltage exceeds the rating of the device.
2. Ratings apply for  $t_W = 1.0$  ms. See Figure 1 for  $I_{TM}$  capability for various duration of an exponentially decaying current waveform.  $t_W$  is defined as 5 time constants of an exponentially decaying current pulse.
3. Test Conditions:  $I_G = 150$  mA,  $V_D = \text{Rated } V_{DRM}$ ,  $I_{TM} = \text{Rated Value}$ ,  $T_J = 125^\circ\text{C}$ .

**SILICON CONTROLLED RECTIFIERS**

25 thru 100 VOLTS




CASE 221A-02  
TO-220 AB  
MCR68/MCR69 series

DIM	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.85	10.29	0.380	0.405
C	0.06	0.82	0.150	0.190
D	0.84	0.89	0.025	0.035
E	3.81	3.73	0.142	0.147
F	2.41	2.67	0.095	0.105
G	2.79	3.93	0.110	0.155
H	0.36	0.56	0.014	0.027
J	12.70	14.27	0.500	0.563
K	1.14	1.39	0.045	0.055
L	4.83	5.33	0.190	0.210
M	2.54	3.04	0.100	0.120
N	2.04	2.79	0.080	0.110
O	1.14	1.39	0.045	0.055
P	5.97	6.48	0.235	0.255
Q	0.60	1.27	0.020	0.050
R	1.14	1.39	0.045	0.055
S	2.54	3.04	0.100	0.120
T	1.14	1.39	0.045	0.055
U	5.97	6.48	0.235	0.255
V	0.60	1.27	0.020	0.050
W	1.14	1.39	0.045	0.055
X	2.54	3.04	0.100	0.120
Y	1.14	1.39	0.045	0.055
Z	2.54	3.04	0.100	0.120



NOTE 1 DIM L & H APPLIES TO ALL LEADS



STYLE 1 GATE  
PIN 1: CATHODE  
2: ANODE  
3: STUD ANODE

CASE 86-01  
MCR67 series

DIM	MIN	MAX	MIN	MAX
A	11.10			0.432
B	7.87			0.310
C	1.78	1.79	0.070	0.070
D	2.29	2.73	0.090	0.110
E	10.12	11.48	0.427	0.457
F	18.76			0.660
G	15.49			0.610

NOTE 1 DIM "G" MEASURED AT CAN

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Current (Note 1) ( $V_D = \text{Rated } V_{DRM}$ , $T_J = 125^\circ\text{C}$ )	$I_{DRM}$	—	—	2.0	mA
Peak Reverse Blocking Current ( $V_R = \text{Rated } V_{RRM}$ , $T_J = 125^\circ\text{C}$ )	$I_{RRM}$	—	—	2.0	mA
Forward On-State Voltage ( $I_{TM} = 24$ Amps) (Note 2) ( $I_{TM} = 50$ Amps) (Note 2) ( $I_{TM} = 300$ Amps, $t_W = 1.0$ ms) (Note 3) ( $I_{TM} = 750$ Amps, $t_W = 1.0$ ms) (Note 3)	$V_{TM}$	— — — —	— — 6.0 6.0	2.2 1.8 — —	Volts
Gate Trigger Current ( $V_D = 12$ V, $R_L = 100 \Omega$ )	$I_{GT}$	2.0	7.0	30	mA
Gate Trigger Voltage ( $V_D = 12$ Volts, $R_L = 100 \Omega$ ) ( $V_D = \text{Rated } V_{DRM}$ , $R_L = 1.0$ k $\Omega$ , $T_J = 125^\circ\text{C}$ )	$V_{GT}$	— 0.2	0.65 0.40	1.5 —	Volts
Holding Current ( $I_{TM} = 100$ mA, Gate-Open)	$I_H$	3.0	15	50	mA
Latching Current ( $V_D = 12$ Vdc, $I_G = 150$ mA, $t_r \leq 50 \mu\text{s}$ )	$I_L$	—	—	60	mA
Critical Rate-of-Rise of Off-State Voltage ( $V_D = \text{Rated } V_{DRM}$ , Gate Open, Exponential Waveform, $T_J = 125^\circ\text{C}$ )	$dv/dt$	10	—	—	V/ $\mu\text{s}$
Gate Controlled Turn-On Time (Note 4) ( $V_D = \text{Rated } V_{DRM}$ , $I_G = 150$ mA) ( $I_{TM} = 24$ Amps, peak) ( $I_{TM} = 50$ Amps, peak)	$t_{gt}$	— —	1.0 1.0	— —	$\mu\text{s}$

## NOTES:

- $V_{DRM}$  for all types can be applied on a continuous basis over the operating junction temperature range without incurring damage. Ratings apply for open or shorted gate conditions or negative voltage on the gate. Devices should not be tested for blocking voltage such that the supply voltage exceeds the rating of the device.
- Pulse duration  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .
- Ratings apply for  $t_W = 1.0$  ms. See Figure 1 for  $I_{TM}$  capability for various durations of an exponentially decaying current waveform.  $t_W$  is defined as 5 time constants of an exponentially decaying current pulse.
- The gate controlled turn-on time in a crowbar circuit will be influenced by the circuit inductance.

FIGURE 1 — PEAK CAPACITOR DISCHARGE CURRENT




FIGURE 2 — PEAK CAPACITOR DISCHARGE CURRENT DERATING






FIGURE 3 - CURRENT DERATING  
MCR67,68




FIGURE 4 - CURRENT DERATING  
MCR69




FIGURE 5 - MAXIMUM POWER DISSIPATION  
MCR67,68




FIGURE 6 - MAXIMUM POWER DISSIPATION  
MCR69




FIGURE 7 - THERMAL RESPONSE




FIGURE 8 – GATE TRIGGER CURRENT




FIGURE 9 – GATE TRIGGER VOLTAGE





FIGURE 10 – HOLDING CURRENT



# MCR70 series

(35 Amperes RMS)

# MCR71 series

(55 Amperes RMS)



**MOTOROLA**



## REVERSE BLOCKING TRIODE THYRISTOR

... designed for overvoltage protection in crowbar circuits.

- Glass-Passivated Junctions for Greater Parameter Uniformity and Reliability
- Center-Gate Geometry for Uniform Current Spreading Enabling High Peak Current Capability
- High Capacitor Discharge Current Capability  
850 Amps (MCR70)  
1700 Amps (MCR71)
- Hermetically-Sealed Metal Packages

## MAXIMUM RATINGS

Rating	Symbol	MCR70		MCR71	Unit
		Value			
Repetitive Peak Forward or Reverse Blocking Voltage (Note 1)	$V_{DRM}$ or $V_{RRM}$				Volts
	MCR70, 71-1	25			
	MCR70, 71-2	50			
	MCR70, 71-3	100			
Peak Discharge Current (Note 2)	$I_{TM}$	850	1700		Amps
On-State Current ( $T_C \leq 75^{\circ}C$ )	$I_T(RMS)$	35	55		Amps
	$I_T(AV)$	22	35		
Peak Non-Repetitive Surge Current (1/2 Cycle, Sine Wave, 60 Hz, $T_J = 125^{\circ}C$ )	$I_{TSM}$	350	550		Amps
Circuit Fusing ( $t \leq 8.3$ ms)	$I^2t$	510	1255		$A^2s$
Critical Rate of Rise of Current (Note 3)	$di/dt$	100	200		A/ $\mu$ s
Forward Peak Gate Power ( $t \leq 20$ $\mu$ s)	$P_{GM}$	20			Watts
Forward Average Gate Power	$P_{G(AV)}$	0.5			Watts
Forward Peak Gate Current ( $t \leq 20$ $\mu$ s)	$I_{GM}$	2.0			Amps
Operating Junction Temperature Range	$T_J$	-40 to +125			$^{\circ}C$
Storage Temperature Range	$T_{stg}$	-40 to +150			$^{\circ}C$
Mounting Torque	—	30			in. lb.

## THERMAL CHARACTERISTIC

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^\circ C/W$

### NOTES:

1. The rated voltage can be applied over the rated operating junction temperatures without incurring damage. Ratings apply for shorted-open or shorted-gate conditions or negative voltage on the gate. Devices should not be tested for blocking capability in a manner such that the voltage supplied exceeds the rated blocking voltages.
2. Rating is for  $t_w = 1.0$  ms. See Figure 1 for  $I_{TM}$  limits of an exponentially decaying current pulse of various durations.
3. Test Conditions:  $I_G = 150$  mA,  $V_D =$  Rated  $V_{DRM}$ ,  $I_{TM} =$  Rated Value,  $T_J \leq 125^\circ C$ .

## SILICON CONTROLLED RECTIFIERS

25 thru 100 VOLTS




CASE 175  
MCR70 series




CASE 263  
MCR71 series

CASE 175-02  
MCR70 series



DIM	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	20.19	20.41	0.811	0.802
D	0.89	2.18	0.035	0.085
E	2.28 REF		0.090 REF	
F	10.67	11.56	0.420	0.455
G	9.78	10.54	0.385	0.415
H	6.80	7.75	0.275	0.305
I	1.85	4.26	0.085	0.160
J	1.85 REF		0.085 REF	
K	12.70	12.83	0.500	0.509

CASE 263-03  
MCR71 series



DIM	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	20.19	20.41	0.811	0.802
D	0.89	2.18	0.035	0.085
E	2.28 REF		0.090 REF	
F	10.67	11.56	0.420	0.455
G	9.78	10.54	0.385	0.415
H	6.80	7.75	0.275	0.305
I	1.85	4.26	0.085	0.160
J	1.85 REF		0.085 REF	
K	12.70	12.83	0.500	0.509

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Current (Note 1) ( $V_D = \text{Rated } V_{DRM}$ , $T_J = 125^\circ\text{C}$ )	$I_{DRM}$	—	—	2.0	mA
Peak Reverse Blocking Current ( $V_R = \text{Rated } V_{RRM}$ , $T_J = 125^\circ\text{C}$ )	$I_{RRM}$	—	—	2.0	mA
On-State Voltage (Note 2) ( $I_{TM} = 70\text{ A}$ ) MCR70 series ( $I_{TM} = 175\text{ A}$ ) MCR71 series ( $I_{TM} = 850\text{ A}$ , $t_W = 1.0\text{ ms}$ ) Note 3 MCR70 series ( $I_{TM} = 1700\text{ A}$ , $t_W = 1.0\text{ ms}$ ) Note 3 MCR71 series	$V_{TM}$	— — — —	1.5 1.7 6.0 7.0	1.85 2.1 — —	Volts
Gate Trigger Current ( $V_D = 12\text{ V}$ , $R_L = 100\ \Omega$ )	$I_{GT}$	2.0	10	30	mA
Gate Trigger Voltage ( $V_D = 12\text{ V}$ , $R_L = 100\ \Omega$ ) ( $V_D = \text{Rated } V_{DRM}$ , $R_L = 1.0\text{ k}\Omega$ , $T_J = 125^\circ\text{C}$ )	$V_{GT}$	— 0.2	1.0 —	1.5 —	Volts
Holding Current ( $I_{TM} = 0.5\text{ A}$ , Gate-Open)	$I_H$	3.0	15	50	mA
Latching Current ( $V_D = 12\text{ V}$ , $I_G = 150\text{ mA}$ , $t_r \leq 50\ \mu\text{s}$ )	$I_L$	—	30	60	mA
Critical Rate-of-Rise of Off-State Voltage ( $V_D = \text{Rated } V_{DRM}$ , Gate Open, Exponential Waveform, $T_C = 125^\circ\text{C}$ )	$dv/dt$	10	—	—	V/ $\mu\text{s}$
Turn-On Time (Note 3) ( $V_D = \text{Rated } V_{DRM}$ , $I_G = 150\text{ mA}$ ) ( $I_{TM} = 70\text{ Amps, peak}$ ) MCR70 series ( $I_{TM} = 110\text{ Amps, peak}$ ) MCR71 series	$t_{on}$	— — —	1.0 1.2	— —	$\mu\text{s}$

## NOTES:

1. The rated voltages can be applied over the rated operating junction temperatures without incurring damage. Ratings apply for shorted-open or shorted-gate conditions or negative voltage on the gate. Devices should not be tested for blocking capability in a manner such that the voltage supplied exceeds the rated blocking voltages.
2. Duty Cycle  $\leq 1\%$ , Pulse Width  $\leq 300\ \mu\text{s}$ .
3. Characteristic applies for  $t_W = 1.0\text{ ms}$ .  $t_W$  is defined as 5 time constants of an exponentially decaying current pulse.
4. The gate controlled turn-on time in a crowbar circuit will be influenced by the circuit inductance.

FIGURE 1 — PEAK CAPACITOR DISCHARGE CURRENT




FIGURE 2 — PEAK CAPACITOR DISCHARGE CURRENT DERATING




FIGURE 3 – AVERAGE CURRENT DERATING  
MCR70




FIGURE 4 – POWER DISSIPATION  
MCR70




FIGURE 5 – CURRENT DERATING  
MCR71




FIGURE 6 – POWER DISSIPATION  
MCR71




FIGURE 7 – TYPICAL THERMAL RESPONSE




FIGURE 8 – GATE TRIGGER CURRENT




FIGURE 9 – GATE TRIGGER VOLTAGE





FIGURE 10 – HOLDING CURRENT






# MCR72-1 thru MCR72-8



**MOTOROLA**




## REVERSE BLOCKING TRIODE THYRISTOR

... designed for industrial and consumer applications such as temperature, light and speed control; process and remote controls; warning systems; capacitive discharge circuits and MPU interface.

- Center Gate Geometry for Uniform Current Density
- All Diffused and Glass-Passivated Junctions for Parameter Uniformity and Stability
- Small, Rugged, Thermowatt Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- Low Trigger Currents, 200  $\mu$ A Maximum for Direct Driving from Integrated Circuits

## SILICON CONTROLLED RECTIFIER

8 AMPERES RMS  
25 thru 600 VOLTS




## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Forward and Reverse Blocking Voltage (Note 1) ( $T_J = -40$ to $110^\circ\text{C}$ ) (1/2 Sine Wave, $R_{GK} = 1 \text{ k}\Omega$ )	$V_{DRM}$ or $V_{RRM}$		Volts
MCR72	-1	25	
	-2	50	
	-3	100	
	-4	200	
	-5	300	
	-6	400	
	-7	500	
	-8	600	
On-State RMS Current ( $T_C = 83^\circ\text{C}$ )	$I_T(\text{RMS})$	8.0	Amps
Peak Non-Repetitive Surge Current (1/2 Cycle, 60 Hz, $T_J = -40$ to $110^\circ\text{C}$ )	$I_{TSM}$	100	Amps
Circuit Fusing ( $t = 1$ to $8.3 \text{ ms}$ )	$I^2t$	40	$\text{A}^2\text{s}$
Peak Gate Voltage ( $t \leq 10 \mu\text{s}$ )	$V_{GM}$	$\pm 5.0$	Volts
Peak Gate Current ( $t \leq 10 \mu\text{s}$ )	$I_{GM}$	1.0	Amp
Peak Gate Power ( $t \leq 10 \mu\text{s}$ )	$P_{GM}$	5.0	Watts
Average Gate Power	$P_{G(AV)}$	0.75	Watt
Operating Junction Temperature Range	$T_J$	$-40$ to $+110$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-40$ to $+150$	$^\circ\text{C}$
Mounting Torque	—	8.0	in-lb

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.2	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	60	$^\circ\text{C/W}$

NOTE 1: Ratings apply for negative gate voltage or  $R_{GK} = 1 \text{ k}\Omega$ . Devices shall not have a positive gate voltage concurrently with a negative voltage on the anode. Devices should not be tested with a constant current source for forward and reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.



STYLE 3  
PIN 1. CATHODE  
2. ANODE  
3. GATE  
4. ANODE

	MILLIMETERS			INCHES		
DIM	MIN	MAX	MIN	MAX		
A	14.60	15.75	0.575	0.620		
B	3.65	10.29	0.380	0.405		
C	4.00	4.52	0.160	0.190		
D	0.64	0.89	0.025	0.035		
F	3.61	3.73	0.142	0.147		
G	2.41	2.67	0.095	0.105		
H	2.79	3.93	0.110	0.155		
J	0.36	0.56	0.014	0.022		
K	12.70	14.27	0.500	0.562		
L	1.14	1.39	0.045	0.055		
N	4.83	5.33	0.190	0.210		
Q	2.54	3.04	0.100	0.120		
R	2.04	2.79	0.080	0.110		
S	1.14	1.39	0.045	0.055		
T	5.97	6.48	0.235	0.255		
U	0.00	1.27	0.000	0.050		
V	1.14	—	0.045	—		
Z	—	2.03	—	0.080		

CASE 221A-02  
TO-220AB

# MCR72-1 thru MCR72-8

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ , $R_{GK} = 1\text{ k}\Omega$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Current (Note 1) ( $T_J = 110^\circ\text{C}$ , $V_D = \text{Rated } V_{DRM}$ )	$I_{DRM}$	—	—	500	$\mu\text{A}$
Peak Reverse Blocking Current (Note 1) ( $T_J = 110^\circ\text{C}$ , $V_R = \text{Rated } V_{RRM}$ )	$I_{RRM}$	—	—	500	$\mu\text{A}$
On-State Voltage ( $I_{TM} = 16\text{ A}$ Peak, Pulse Width $\leq 1\text{ ms}$ , Duty Cycle $\leq 2\%$ )	$V_{TM}$	—	1.7	2.0	Volts
Gate Trigger Current, Continuous dc (Note 2) ( $V_D = 12\text{ V}$ , $R_L = 100\ \Omega$ )	$I_{GT}$	—	30	200	$\mu\text{A}$
Gate Trigger Voltage, Continuous dc ( $V_D = 12\text{ V}$ , $R_L = 100\ \Omega$ ) ( $V_D = \text{Rated } V_{DRM}$ , $R_L = 10\text{ k}\Omega$ , $T_J = 110^\circ\text{C}$ )	$V_{GT}$	— 0.1	0.5 —	1.5 —	Volts
Holding Current ( $V_D = 12\text{ V}$ , $I_{TM} = 100\text{ mA}$ )	$I_H$	—	—	6.0	$\text{mA}$
Critical Rate of Rise of Forward Blocking Voltage ( $V_D = \text{Rated } V_{DRM}$ , $T_J = 110^\circ\text{C}$ , Exponential Waveform)	$dv/dt$	—	10	—	$\text{V}/\mu\text{s}$
Gate Controlled Turn On Time ( $V_D = \text{Rated } V_{DRM}$ , $I_{TM} = 16\text{ A}$ , $I_G = 2\text{ mA}$ )	$t_{gt}$	—	1.0	—	$\mu\text{s}$

### NOTES:

1. Ratings apply for negative gate voltage or  $R_{GK} = 1\text{ k}\Omega$ . Devices shall not have a positive gate voltage concurrently with a negative voltage on the anode. Devices should not be tested with a constant current source for forward and reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.
2. Does not include  $R_{GK}$  current.

FIGURE 1 — AVERAGE CURRENT DERATING




FIGURE 2 — ON-STATE POWER DISSIPATION




FIGURE 3 — NORMALIZED GATE CURRENT





FIGURE 4 — GATE VOLTAGE





## REVERSE BLOCKING TRIODE THYRISTORS

PNPN devices designed for high volume, line-powered consumer applications such as relay and lamp drivers, small motor controls, gate drivers for larger thyristors, and sensing and detection circuits. Supplied in an inexpensive plastic TO-92 package which is readily adaptable for use in automatic insertion equipment.

- Sensitive Gate Trigger Current — 200  $\mu$ A Maximum
- Low Reverse and Forward Blocking Current — 100  $\mu$ A Maximum,  $T_C = 125^\circ\text{C}$
- Low Holding Current — 5.0 mA Maximum
- Glass-Passivated Surface for Reliability and Uniformity
- Also Available with TO-5 or TO-18 Lead Form

## MAXIMUM RATINGS



Rating	Symbol	Value	Unit
Peak Reverse Blocking Voltage	$V_{RRM}$		Volts
MCR100-3		100	
MCR100-4		200	
MCR100-5		300	
MCR100-6		400	
MCR100-7		500	
MCR100-8		600	
Forward Current RMS (See Figures 1 & 2) (All Conduction Angles)	$I_T(RMS)$	0.8	Amp
Peak Forward Surge Current, $T_A = 25^\circ\text{C}$ (1/2 cycle, Sine Wave, 60 Hz)	$I_{TSM}$	10	Amp
Circuit Fusing Considerations, $T_A = 25^\circ\text{C}$ ( $t = 1.0$ to $8.3$ ms)	$I^2t$	0.415	$\text{A}^2\text{s}$
Peak Gate Power — Forward, $T_A = 25^\circ\text{C}$	$P_{GM}$	0.1	Watt
Average Gate Power — Forward, $T_A = 25^\circ\text{C}$	$P_{GF(AV)}$	0.01	Watt
Peak Gate Current — Forward, $T_A = 25^\circ\text{C}$ (300 $\mu$ s, 120 PPS)	$I_{GFM}$	1.0	Amp
Peak Gate Voltage — Reverse	$V_{GRM}$	5.0	Volts
Operating Junction Temperature Range @ Rated $V_{RRM}$ and $V_{DRM}$	$T_J$	-65 to +110	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-40 to +150	$^\circ\text{C}$
Lead Solder Temperature ( $<1/16"$ from case, 10 s max)	—	+230	$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	75	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	200	$^\circ\text{C/W}$

## PLASTIC SILICON CONTROLLED RECTIFIERS

0.8 AMPERE RMS  
100 to 600 VOLTS



STYLE 10:  
PIN 1. CATHODE  
2. GATE  
3. ANODE

DIM	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
E	0.41	0.48	0.016	0.019
F	1.14	1.40	0.045	0.055
G	—	2.54	—	0.100
H	2.41	2.67	0.095	0.105
I	12.70	—	0.500	—
J	6.35	—	0.250	—
K	2.03	2.92	0.080	0.115
L	2.92	—	0.115	—
M	3.43	—	0.135	—
N	0.36	0.41	0.014	0.016



All JEDEC dimensions and notes apply.  
CASE 29-02  
TO-92

ELECTRICAL CHARACTERISTICS ( $R_{GK} = 1000 \text{ Ohms}$ )

Characteristic		Symbol	Min	Max	Unit
Peak Forward Blocking Voltage ( $T_C = 125^\circ\text{C}$ )	MCR100-3 MCR100-4 MCR100-5 MCR100-6 MCR100-7 MCR100-8	$V_{DRM}$	100 200 300 400 500 600		Volts
Peak Forward Blocking Current (Rated $V_{DRM}$ @ $T_C = 125^\circ\text{C}$ )		$I_{DRM}$	—	100	$\mu\text{A}$
Peak Reverse Blocking Current (Rated $V_{RRM}$ @ $T_C = 125^\circ\text{C}$ )		$I_{RRM}$	—	100	$\mu\text{A}$
Forward "On" Voltage (Note 1) ( $I_{TM} = 1.0 \text{ A peak}$ @ $T_A = 25^\circ\text{C}$ )		$V_{TM}$	—	1.7	Volts
Gate Trigger Current (Continuous dc) (Note 2) (Anode Voltage = 7.0 Vdc, $R_L = 100 \text{ Ohms}$ )	$T_C = 25^\circ\text{C}$	$I_{GT}$	—	200	$\mu\text{A}$
Gate Trigger Voltage (Continuous dc) (Anode Voltage = 7.0 Vdc, $R_L = 100 \text{ Ohms}$ ) (Anode Voltage = Rated $V_{DRM}$ , $R_L = 100 \text{ Ohms}$ )	$T_C = 25^\circ\text{C}$ $T_C = -40^\circ\text{C}$ $T_C = 125^\circ\text{C}$	$V_{GT}$	— — 0.1	0.8 1.2 —	Volts
Holding Current (Anode Voltage = 7.0 Vdc, initiating current = 20 mA)	$T_C = 25^\circ\text{C}$ $T_C = -40^\circ\text{C}$	$I_H$	— —	5.0 10	mA

## NOTE:

1. Forward current applied for 1.0 ms maximum duration, duty cycle  $\leq 1.0\%$ .
2.  $R_{GK}$  current is not included in measurement.

FIGURE 1 — MCR100-7, MCR100-8 CURRENT DERATING  
(REFERENCE: CASE TEMPERATURE)FIGURE 2 — MCR100-7, MCR100-8 CURRENT DERATING  
(REFERENCE: AMBIENT TEMPERATURE)




## REVERSE BLOCKING TRIODE THYRISTOR

... Annular PNP devices designed for low cost, high volume consumer applications such as relay and lamp drivers, small motor controls, gate drivers for larger thyristors, and sensing and detection circuits. Supplied in an inexpensive plastic TO-92 package which is readily adaptable for use in automatic insertion equipment.

- Sensitive Gate Trigger Current – 200  $\mu$ A Maximum
- Low Reverse and Forward Blocking Current – 100  $\mu$ A Maximum,  $T_C = 85^\circ\text{C}$
- Low Holding Current – 5.0 mA Maximum
- Passivated Surface for Reliability and Uniformity
- Also available with TO-5 or TO-18 Lead Form

## SILICON CONTROLLED RECTIFIERS

0.8 AMPERE RMS  
15 thru 100 VOLTS




## MAXIMUM RATINGS<sup>(1)</sup>

Rating	Symbol	Value	Unit
Peak Reverse Blocking Voltage ( $R_{GK} = 1000$ ohms, $T_C = +85^\circ\text{C}$ )	$V_{RRM}$	15 30 60 100	Volts
Forward Current RMS (See Figures 1 & 2) (All Conduction Angles)	$I_T(RMS)$	0.8	Amp
Peak Forward Surge Current, $T_A = 25^\circ\text{C}$ (1/2 cycle, Sine Wave, 60 Hz)	$I_{TSM}$	10	Amp
Circuit Fusing Considerations, $T_A = 25^\circ\text{C}$ ( $t = 1.0$ to $8.3$ ms)	$I_{2t}$	0.415	$A^2s$
Peak Gate Power – Forward, $T_A = 25^\circ\text{C}$	$P_{GM}$	0.1	Watt
Average Gate Power – Forward, $T_A = 25^\circ\text{C}$	$P_{G(AV)}$	0.01	Watt
Peak Gate Current – Forward, $T_A = 25^\circ\text{C}$ (300 $\mu$ s, 120 PPS)	$I_{GM}$	1.0	Amp
Peak Gate Voltage – Reverse	$V_{GM}$	4.0	Volts
Operating Junction Temperature Range @ Rated $V_{RRM}$ and $V_{DRM}$	$T_J$	$-40$ to $+85$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-40$ to $+150$	$^\circ\text{C}$
Lead Solder Temperature ( $<1/16"$ from case, 10 s max)	—	$+230$	$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	75	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	200	$^\circ\text{C/W}$

(1) Temperature reference point for all case temperature is center of flat portion of package.  
( $T_C = +85^\circ\text{C}$  unless otherwise noted.)



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.14	1.40	0.045	0.055
H	—	2.54	—	0.100
J	2.41	2.67	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.03	2.92	0.080	0.115
P	2.92	—	0.115	—
R	3.43	—	0.135	—
S	0.36	0.41	0.014	0.016

All JEDEC dimensions and notes apply.  
CASE 29 02  
TO-92

# MCR101 thru MCR104

## ELECTRICAL CHARACTERISTICS ( $R_{GK} = 1000 \text{ Ohms}$ )

Characteristic		Symbol	Min	Max	Unit
Peak Forward Blocking Voltage (Note 1) ( $T_C = 85^\circ\text{C}$ )	MCR101 MCR102 MCR103 MCR104	$V_{DRM}$	15 30 60 100	—	Volts
Peak Forward Blocking Current (Rated $V_{DRM}$ @ $T_C = 85^\circ\text{C}$ )		$I_{DRM}$	—	100	$\mu\text{A}$
Peak Reverse Blocking Current (Rated $V_{RRM}$ @ $T_C = 85^\circ\text{C}$ )		$I_{RRM}$	—	100	$\mu\text{A}$
Forward "On" Voltage (Note 2) ( $I_{TM} = 1.0 \text{ A peak}$ @ $T_A = 25^\circ\text{C}$ )		$V_{TM}$	—	1.7	Volts
Gate Trigger Current (Continuous dc) (Note 3) (Anode Voltage = 7.0 Vdc, $R_L = 100 \text{ Ohms}$ )	$T_C = 25^\circ\text{C}$	$I_{GT}$	—	200	$\mu\text{A}$
Gate Trigger Voltage (Continuous dc) (Anode Voltage = 7.0 Vdc, $R_L = 100 \text{ Ohms}$ )	$T_C = 25^\circ\text{C}$ $T_C = -65^\circ\text{C}$ $T_C = 85^\circ\text{C}$	$V_{GT}$ $V_{GD}$	— 0.1	0.8 1.2	Volts
Holding Current (Anode Voltage = 7.0 Vdc, initiating current = 20 mA)	$T_C = 25^\circ\text{C}$ $T_C = -65^\circ\text{C}$	$I_H$	—	5.0 10	mA

2.3

- $V_{DRM}$  and  $V_{RRM}$  for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage but positive gate voltage shall not be applied concurrently with a negative potential on the anode. When checking forward or reverse blocking capability, thyristor devices should not be tested with a constant current source

in a manner that the voltage applied exceeds the rated blocking voltage.

- Forward current applied for 1.0 ms maximum duration, duty cycle  $\leq 1.0\%$ .
- $R_{GK}$  current is not included in measurement.

FIGURE 1 — CURRENT DERATING  
(REFERENCE: CASE TEMPERATURE)





FIGURE 2 — CURRENT DERATING  
(REFERENCE: AMBIENT TEMPERATURE)





# MCR106-1 thru MCR106-8



**MOTOROLA**




## REVERSE BLOCKING TRIODE THYRISTORS

... PNP devices designed for high volume consumer applications such as temperature, light, and speed control; process and remote control, and warning systems where reliability of operation is important.

- Glass-Passivated Surface for Reliability and Uniformity
- Power Rated at Economical Prices
- Practical Level Triggering and Holding Characteristics
- Flat, Rugged, Thermopad Construction for Low Thermal Resistance, High Heat Dissipation and Durability.

## SILICON CONTROLLED RECTIFIERS

4.0 AMPERES RMS  
30 thru 600 VOLTS




## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Reverse Blocking Voltage (Note 1)	V <sub>RRM</sub>	30 60 100 200 300 400 500 600	Volts
RMS Forward Current (All Conduction Angles)	I <sub>T(RMS)</sub>	4.0	Amp
Average Forward Current T <sub>C</sub> = 93°C or T <sub>A</sub> = 30°C	I <sub>T(AV)</sub>	2.55	Amp
Peak Non-Repetitive Surge Current (1/2 cycle, 60 Hz, T <sub>J</sub> = -40 to +110°C)	I <sub>TSM</sub>	25	Amp
Circuit Fusing Considerations (T <sub>J</sub> = -40 to +110°C, t = 1.0 to 8.3 ms)	I <sup>2</sup> <sub>t</sub>	2.6	A <sup>2</sup> s
Peak Gate Power	P <sub>GM</sub>	0.5	Watt
Average Gate Power	P <sub>G(AV)</sub>	0.1	Watt
Peak Forward Gate Current	I <sub>GM</sub>	0.2	Amp
Peak Reverse Gate Voltage	V <sub>RGM</sub>	6.0	Volts
Operating Junction Temperature Range	T <sub>J</sub>	-40 to +110	°C
Storage Temperature Range	T <sub>stg</sub>	-40 to +150	°C
Mounting Torque (Note 2)	—	6.0	in. lb.

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R <sub>θJC</sub>	3.0	°C/W
Thermal Resistance, Junction to Ambient	R <sub>θJA</sub>	75	°C/W



STYLE 2  
PIN 1. CATHODE  
2. ANODE  
3. GATE

DIM	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.52	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	30 TYP	30 TYP		
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-04 TO-126

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  and  $R_{GK} = 1000$  ohms unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Voltage ( $T_J = 110^\circ\text{C}$ , Note 1)	$V_{DRM}$				Volts
MCR106-1		30	—	—	
-2		60	—	—	
-3		100	—	—	
-4		200	—	—	
-5		300	—	—	
-6		400	—	—	
-7		500	—	—	
-8		600	—	—	
Peak Forward Blocking Current (Rated $V_{DRM}$ , $T_J = 110^\circ\text{C}$ )	$I_{DRM}$	—	—	200	$\mu\text{A}$
Peak Reverse Blocking Current (Rated $V_{RRM}$ , $T_J = 110^\circ\text{C}$ )	$I_{RRM}$	—	—	200	$\mu\text{A}$
Forward "On" Voltage ( $I_{TM} = 4.0$ A Peak)	$V_{TM}$	—	—	2.0	Volts
Gate Trigger Current (Continuous dc) Note 3 ( $V_{AK} = 7.0$ Vdc, $R_L = 100$ ohms) ( $V_{AK} = 7.0$ Vdc, $R_L = 100$ ohms, $T_C = -40^\circ\text{C}$ )	$I_{GT}$	—	—	200 500	$\mu\text{A}$
Gate Trigger Voltage (Continuous dc) ( $V_{AK} = 7.0$ Vdc, $R_L = 100$ ohms, $T_C = 25^\circ\text{C}$ )	$V_{GT}$	—	—	1.0	Volts
Gate Non-Trigger Voltage ( $V_{AK} = \text{Rated } V_{DRM}$ , $R_L = 100$ ohms, $T_J = 110^\circ\text{C}$ )	$V_{GD}$	0.2	—	—	Volts
Holding Current ( $V_{AK} = 7.0$ Vdc, $T_C = 25^\circ\text{C}$ )	$I_H$	—	—	5.0	mA
Forward Voltage Application Rate ( $T_J = 110^\circ\text{C}$ )	$dv/dt$	—	10	—	V/ $\mu\text{s}$

## NOTES:

- Ratings apply for zero or negative gate voltage but positive gate voltage shall not be applied concurrently with a negative potential on the anode. When checking forward or reverse blocking capability, thyristor devices should not be tested with a constant current source in a manner that the voltage applied exceeds the rated blocking voltage.
- Torque rating applies with use of compression washer (B52200-F006 or equivalent). Mounting torque in excess of 6

in. lb. does not appreciably lower case-to-sink thermal resistance. Anode lead and heatsink contact pad are common. (See AN209B).

For soldering purposes (either terminal connection or device mounting), soldering temperatures shall not exceed  $+200^\circ\text{C}$ . For optimum results, an activated flux (oxide removing) is recommended.

- $R_{GK}$  current is not included in measurement.

## CURRENT DERATING

FIGURE 1 — MAXIMUM CASE TEMPERATURE






FIGURE 2 — MAXIMUM AMBIENT TEMPERATURE






## REVERSE BLOCKING TRIODE THYRISTORS

... Annular PNP devices designed for high volume consumer applications such as relay and lamp drivers, small motor controls, gate drivers for larger thyristors, and sensing and detection circuits. Supplied in an inexpensive plastic TO-92 package which is readily adaptable for use in automatic insertion equipment.

- Sensitive Gate Trigger Current – 200  $\mu$ A Maximum
- Low Reverse and Forward Blocking Current – 100  $\mu$ A Maximum,  $T_C = 110^\circ\text{C}$
- Low Holding Current – 5.0 mA Maximum
- Passivated Surface for Reliability and Uniformity
- Also Available with TO-5 or TO-18 Lead Form

## PLASTIC SILICON CONTROLLED RECTIFIERS

0.8 AMPERE RMS  
100 and 200 VOLTS




## MAXIMUM RATINGS<sup>(1)</sup>

Rating	Symbol	Value	Unit
Peak Reverse Blocking Voltage	$V_{RRM}$	150 200	Volts
Forward Current RMS (See Figures 1 & 2) (All Conduction Angles)	$I_T(RMS)$	0.8	Amp
Peak Forward Surge Current, $T_A = 25^\circ\text{C}$ (1/2 cycle, Sine Wave, 60 Hz)	$I_{TSM}$	10	Amp
Circuit Fusing Considerations, $T_A = 25^\circ\text{C}$ ( $t = 1.0$ to $8.3$ ms)	$I^2t$	0.415	$\text{A}^2\text{s}$
Peak Gate Power – Forward, $T_A = 25^\circ\text{C}$	$P_{GM}$	0.1	Watt
Average Gate Power – Forward, $T_A = 25^\circ\text{C}$	$P_{GF(AV)}$	0.01	Watt
Peak Gate Current – Forward, $T_A = 25^\circ\text{C}$ (300 $\mu$ s, 120 PPS)	$I_{GFM}$	1.0	Amp
Peak Gate Voltage – Reverse	$V_{GRM}$	5.0	Volts
Operating Junction Temperature Range @ Rated $V_{RRM}$ and $V_{DRM}$	$T_J$	$-40$ to $+110$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-40$ to $+150$	$^\circ\text{C}$
Lead Solder Temperature ( $<1/16"$ from case, 10 s max)	—	$+230$	$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	75	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	200	$^\circ\text{C/W}$

(1) Temperature reference point for all case temperatures in center of flat portion of package. ( $T_C = +110^\circ\text{C}$  unless otherwise noted.)



	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
E	0.41	0.48	0.016	0.019
F	1.14	1.40	0.045	0.055
G	—	2.54	—	0.100
H	2.41	2.67	0.095	0.105
I	12.70	—	0.500	—
J	6.35	—	0.250	—
K	2.03	2.92	0.080	0.115
L	2.92	—	0.115	—
M	3.43	—	0.135	—
N	0.38	0.41	0.014	0.016

All JEDEC dimensions and notes apply.  
CASE 29-02  
TO 92

ELECTRICAL CHARACTERISTICS ( $R_{GK} = 1000 \text{ Ohms}$ )

Characteristic		Symbol	Min	Max	Unit
Peak Forward Blocking Voltage (Note 1) ( $T_C = 110^\circ\text{C}$ )	MCR115 MCR120	$V_{DRM}$	150 200	-	Volts
Peak Forward Blocking Current (Rated $V_{DRM}$ @ $T_C = 110^\circ\text{C}$ )		$I_{DRM}$	-	100	$\mu\text{A}$
Peak Reverse Blocking Current (Rated $V_{RRM}$ @ $T_C = 110^\circ\text{C}$ )		$I_{RRM}$	-	100	$\mu\text{A}$
Forward "On" Voltage (Note 2) ( $I_{TM} = 1.0 \text{ A peak @ } T_A = 25^\circ\text{C}$ )		$V_{TM}$	-	1.7	Volts
Gate Trigger Current (Continuous dc) (Anode Voltage = 7.0 Vdc, $R_L = 100 \text{ Ohms}$ )	$T_C = 25^\circ\text{C}$	$I_{GT}$	-	200	$\mu\text{A}$
Gate Trigger Voltage (Continuous dc) (Anode Voltage = 7.0 Vdc, $R_L = 100 \text{ Ohms}$ )	$T_C = 25^\circ\text{C}$ $T_C = -65^\circ\text{C}$	$V_{GT}$	-	0.8 1.2	Volts
(Anode Voltage = Rated $V_{DRM}$ , $R_L = 100 \text{ Ohms}$ )	$T_C = 110^\circ\text{C}$	$V_{GD}$	0.1	-	
Holding Current (Anode Voltage = 7.0 Vdc, initiating current = 20 mA)	$T_C = 25^\circ\text{C}$ $T_C = -65^\circ\text{C}$	$I_H$	-	5.0 10	mA

1.  $V_{DRM}$  and  $V_{RRM}$  for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage but positive gate voltage shall not be applied concurrently with a negative potential on the anode. When checking forward or reverse blocking capability, thyristor devices should not be tested with a constant current source

in a manner that the voltage applied exceeds the rated blocking voltage.

2. Forward current applied for 1.0 ms maximum duration, duty cycle  $\leq 1.0\%$ .
3.  $R_{GK}$  current is not included in measurement.

FIGURE 1 - CURRENT DERATING  
(REFERENCE: CASE TEMPERATURE)





FIGURE 2 - CURRENT DERATING  
(REFERENCE: AMBIENT TEMPERATURE)





## REVERSE BLOCKING TRIODE THYRISTORS

... Annular PNP devices designed for industrial/military applications such as relay and lamp drivers, small motor controllers and drivers for larger thyristors, and in sensing and detection circuits.

- Sensitive Gate Trigger Current – 200  $\mu$ A Maximum
- Low Reverse and Forward Blocking Current – 100  $\mu$ A Maximum,  $T_C = 125^\circ\text{C}$
- Low Holding Current – 5.0 mA Maximum
- Passivated Surface for Reliability and Uniformity
- TO-18 Hermetically Sealed Metal Package

### MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Peak Off-State and Reverse Voltage	$V_{DRM}$ $V_{RRM}$	15 30 60 100 150 200	Volts
RMS On-State Current (All Conduction Angles) (See Figs. 4 & 5)	$I_T(RMS)$	0.5	Amp
Peak Non-Repetitive Forward Surge Current (1/2 cycle, Sine Wave, 60 Hz)	$I_{TSM}$	6.0	Amp
Circuit Fusing Considerations, ( $t = 1.0$ to $8.3$ ms)	$I^2t$	0.15	$\text{A}^2\text{s}$
Peak Forward Gate Power	$P_{GM}$	0.1	Watt
Average Forward Gate Power	$P_{GF(AV)}$	0.01	Watt
Peak Forward Gate Current (300 $\mu$ s, 120 PPS)	$I_{GFM}$	1.0	Amp
Peak Reverse Gate Voltage	$V_{GRM}$	4.0	Volts
Operating Junction Temperature Range @ Rated $V_{RRM}$ and $V_{DRM}$	$T_J$	-65 to +125	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-65 to +150	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{JC}$	150	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$\theta_{JA}$	400	$^\circ\text{C/W}$

## SILICON CONTROLLED RECTIFIERS

0.5 AMPERE RMS  
15–200 VOLTS



STYLE 8:  
PIN 1. CATHODE  
2. GATE  
3. ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.31	5.84	0.209	0.230
B	4.52	4.95	0.178	0.195
C	4.32	5.33	0.170	0.210
D	0.406	0.533	0.016	0.021
E	—	0.762	—	0.030
F	0.406	0.483	0.016	0.019
G	2.54 BSC	—	0.100 BSC	—
H	0.314	1.17	0.036	0.046
J	0.711	1.22	0.028	0.048
K	12.70	—	0.500	—
L	6.35	—	0.250	—
M	45 $^\circ$ BSC	45 $^\circ$ BSC	—	—
N	1.27 BSC	0.050 BSC	—	—
P	—	1.27	—	0.050

All JEDEC notes and dimensions apply.

CASE 22-03  
(TO-18)

ELECTRICAL CHARACTERISTICS ( $R_{GK} = 1000 \text{ Ohms}$ )

Characteristic	Symbol	Min	Max	Unit
Peak Forward Blocking Current (Rated $V_{DRM}$ @ $T_C = 125^\circ\text{C}$ )	$I_{DRM}$	—	100	$\mu\text{A}$
Peak Reverse Blocking Current (Rated $V_{RRM}$ @ $T_C = 125^\circ\text{C}$ )	$I_{RRM}$	—	100	$\mu\text{A}$
Peak On-State Voltage ( $I_{TM} = 1.2 \text{ A peak, } 1\text{mS, Duty Cycle} \leq 1\%$ )	$V_{TM}$	—	1.7	Volts
Gate Trigger Current (Continuous dc) (Note 1) (Anode Voltage = 7.0 Vdc, $R_L = 100 \text{ Ohms}$ )	$I_{GT}$	—	200 350	$\mu\text{A}$
Gate Trigger Voltage (Continuous dc) (Anode Voltage = 7.0 Vdc, $R_L = 100 \text{ Ohms}$ )	$V_{GT}$	— 0.1	0.8 1.2	Volts
Holding Current (Anode Voltage = 7.0 Vdc, initiating current = 20 mA)	$I_H$	—	5.0 10	mA

1.  $R_{GK}$  current is not included in measurement.

2.3


FIGURE 1 — CURRENT DERATING  
(REFERENCE: CASE TEMPERATURE)

FIGURE 2 — POWER DISSIPATION




FIGURE 3 — FORWARD VOLTAGE






FIGURE 4 – SURGE RATINGS




FIGURE 5 – CURRENT DERATING  
(REFERENCE: AMBIENT TEMPERATURE)

FIGURE 6 – THERMAL RESPONSE



TYPICAL CHARACTERISTICS

FIGURE 7 – GATE TRIGGER VOLTAGE




FIGURE 8 – GATE TRIGGER CURRENT





FIGURE 9 – HOLDING CURRENT



# MCR218 Series



**MOTOROLA**

## SILICON-CONTROLLED RECTIFIERS

... designed primarily for half-wave ac control applications, such as motor controls, heating controls and power supplies; or wherever half-wave silicon gate-controlled, solid-state devices are needed.

- Glass-Passivated Junctions
- Blocking Voltage to 800 Volts
- TO-220 Construction — Low Thermal Resistance, High Heat Dissipation and Durability

## MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Repetitive Peak Off-State Voltage	$V_{RRM}$		Volts
Repetitive Peak Reverse Voltage	$V_{DRM}$		
MCR218-2		50	
-3		100	
-4		200	
-5		300	
-6		400	
-7		500	
-8		600	
-9		700	
-10		800	
Forward Current RMS (All Conduction Angles)	$I_T(RMS)$	8.0	Amps
Peak Forward Surge Current (1/2 Cycle, Sine Wave, 60 Hz)	$I_{TSM}$	80	Amps
Circuit Fusing Considerations ( $t = 8.3$ ms)	$I^2t$	34	A <sup>2</sup> s
Forward Peak Gate Power	$P_{GM}$	5.0	Watts
Forward Average Gate Power	$P_{G(AV)}$	0.5	Watt
Forward Peak Gate Current	$I_{GM}$	2.0	Amps
Operating Junction Temperature Range	$T_J$	-40 to +125	°C
Storage Temperature Range	$T_{stg}$	-40 to +150	°C

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.0	°C/W



- (1)  $V_{RRM}$  for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices should not be tested for blocking capability in a manner such that the voltage supplied exceeds the rated blocking voltage.

FIGURE 1 — CURRENT DERATING



## THYRISTORS

8 AMPERES RMS  
50-800 VOLTS



## NOTES:

1. DIMENSION H APPLIES TO ALL LEADS.
2. DIMENSION L APPLIES TO LEADS 1 AND 3.
3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.
4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
5. CONTROLLING DIMENSION: INCH.

DIM	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
E	3.61	3.73	0.142	0.147
F	2.41	2.67	0.095	0.105
G	2.79	3.93	0.110	0.155
H	0.36	0.56	0.014	0.022
J	12.70	14.27	0.500	0.562
K	1.14	1.39	0.045	0.055
L	4.83	5.33	0.190	0.210
M	2.54	3.04	0.100	0.120
N	2.04	2.79	0.080	0.110
P	1.14	1.39	0.045	0.055
Q	5.97	6.48	0.235	0.255
R	0.00	1.27	0.000	0.050
S	1.14	-	0.045	-
T	-	2.03	-	0.080
U	-	-	-	-
V	-	-	-	-
W	-	-	-	-
X	-	-	-	-
Y	-	-	-	-
Z	-	-	-	-

STYLE 3:  
PIN 1 CATHODE  
2 ANODE  
3 GATE  
4 ANODE

CASE 221A-02  
TO-220 AB

All JEDEC dimensions and notes apply.

ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Current (Rated $V_{DRM}$ , $T_J = 125^\circ\text{C}$ )	$I_{DRM}$	—	—	2.0	mA
Peak Reverse Blocking Current (Rated $V_{RRM}$ , $T_J = 125^\circ\text{C}$ )	$I_{RRM}$	—	—	2.0	mA
Peak On-State Voltage (1) ( $I_{TM} = 16$ A Peak)	$V_{TM}$	—	1.5	1.8	Volts
Gate Trigger Current (Continuous dc) ( $V_D = 12$ V, $R_L = 100$ Ohms)	$I_{GT}$	—	10	25	mA
Gate Trigger Voltage (Continuous dc) ( $V_D = 12$ V, $R_L = 100$ Ohms) (Rated $V_{DRM}$ , $R_L = 1000$ Ohms, $T_J = 125^\circ\text{C}$ )	$V_{GT}$	— 0.2	— —	2.5 —	Volts
Holding Current (Anode Voltage = 24 Vdc, Peak Initiating On-State Current = 0.5 A, 0.1 to 10 ms Pulse, Gate Trigger Source = 7.0 V, 20 Ohms)	$I_H$	—	16	30	mA
Critical Rate of Rise of Off-State Voltage (Rated $V_{DRM}$ , Exponential Waveform, Gate Open, $T_J = 125^\circ\text{C}$ )	$dv/dt$	100	—	—	V/ $\mu\text{s}$
Maximum Rate of Change of On-State Current (Rated $V_{DRM}$ , $I_{TM} = 16$ A Peak, $I_{GT} = 100$ mA, $T_J = 125^\circ\text{C}$ )	$di/dt$	—	100	—	A/ $\mu\text{s}$

(1) Pulse Test: Pulse Width = 1.0 ms, Duty Cycle  $\leq 2\%$ .

FIGURE 2 — ON-STATE POWER DISSIPATION




FIGURE 3 — NORMALIZED GATE TRIGGER CURRENT




FIGURE 4 — NORMALIZED GATE TRIGGER VOLTAGE





FIGURE 5 — NORMALIZED HOLDING CURRENT



# MCR264-4 thru MCR264-12



**MOTOROLA**



## 40 AMPERES RMS\* SILICON CONTROLLED RECTIFIERS

... designed for back-to-back SCR output devices for solid state relays or applications requiring high surge operation.

- Photo Glass Passivated Blocking Junctions for High Temperature Stability, Center Gate for Uniform Parameters
- 400 Amperes Surge Capability
- Blocking Voltage to 1000 Volts

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Reverse Blocking Voltage (1) MCR264-4 MCR264-6 MCR264-8 MCR264-10 MCR264-12	$V_{RRM}$	200 400 600 800 1000	Volts
Forward Current ( $T_C = 80^\circ\text{C}$ ) (All Conduction Angles)	$I_T(\text{RMS})$ $I_T(\text{AV})$	40* 25*	Amps
Peak Nonrepetitive Surge Current — 8.3 ms (1/2 Cycle, Sine Wave) 1.5 ms	$I_{TSM}$	400 450	Amps
Forward Peak Gate Power	$P_{GM}$	20	Watts
Forward Average Gate Power	$P_{G(\text{AV})}$	0.5	Watts
Forward Peak Gate Current (300 $\mu\text{s}$ , 120 PPS)	$I_{GM}$	2.0	Amps
Operating Junction Temperature Range	$T_J$	-40 to +125	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-40 to +150	$^\circ\text{C}$

### THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	60	$^\circ\text{C}/\text{W}$

(1)  $V_{RRM}$  for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative voltage. Devices should not be tested for blocking capability in a manner such that the voltage supplied exceeds the rated blocking voltage.

\*This device is rated for use in applications subject to high surge conditions. Care must be taken to insure proper heat sinking when the device is to be used at high sustained currents. (See Figure 1 for maximum case temperatures.)

### THYRISTORS

40 AMPERES RMS\*  
200-1000 VOLTS



#### NOTES

- DIMENSION H APPLIES TO ALL LEADS
- DIMENSION L APPLIES TO LEADS 1 AND 3
- DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1987
- CONTROLLING DIMENSION INCH

STYLE 3  
PIN 1 CATHODE  
2 ANODE  
3 GATE  
4 ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080


CASE 221A-02  
TO-220AB

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Voltage ( $T_J = 125^\circ\text{C}$ )	$V_{DRM}$	200 400 600 800 1000	—	—	Volts
Peak Forward Blocking Current (Rated $V_{DRM}$ @ $T_J = 125^\circ\text{C}$ )	$I_{DRM}$	—	—	2.0	mA
Peak Reverse Blocking Current (Rated $V_{RRM}$ @ $T_J = 125^\circ\text{C}$ )	$I_{RRM}$	—	—	2.0	mA
Forward "On" Voltage (1) ( $I_{TM} = 80\text{ A}$ )	$V_{TM}$	—	1.6	2.0	Volts
Gate Trigger Current (Continuous dc) (Anode Voltage = 12 Vdc, $R_L = 100\text{ Ohms}$ ) ( $T_C = -40^\circ\text{C}$ )	$I_{GT}$	—	15 30	50 90	mA
Gate Trigger Voltage (Continuous dc) (Anode Voltage = 12 Vdc, $R_L = 100\text{ Ohms}$ )	$V_{GT}$	—	1.0	1.5	Volts
Gate Non-Trigger Voltage (Anode Voltage = Rated $V_{DRM}$ , $R_L = 100\text{ Ohms}$ , $T_J = 125^\circ\text{C}$ )	$V_{GD}$	0.2	—	—	Volts
Holding Current (Anode Voltage = 12 Vdc)	$I_H$	—	30	60	mA
Turn-On Time ( $I_{TM} = 40\text{ A}$ , $I_{GT} = 60\text{ mAdc}$ )	$t_{gt}$	—	1.5	—	$\mu\text{s}$
Critical Rate of Rise of Off-State Voltage (Gate Open, Rated $V_{DRM}$ , Exponential Waveform)	$dv/dt$	—	50	—	$\text{V}/\mu\text{s}$

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

FIGURE 1 — AVERAGE CURRENT DERATING



\*This device is rated for use in applications subject to high surge conditions. Care must be taken to insure proper heat sinking when the device is to be used at high sustained currents.

FIGURE 2 — MAXIMUM ON-STATE POWER DISSIPATION






FIGURE 3 — GATE TRIGGER CURRENT




FIGURE 4 — NEW GATE TRIGGER VOLTAGE




FIGURE 5 — HOLDING CURRENT




FIGURE 6 — TYPICAL FORWARD VOLTAGE





FIGURE 7 — THERMAL RESPONSE





# MOTOROLA

## MCR265-2 thru MCR265-10



### 55 AMPERES RMS\* SILICON CONTROLLED RECTIFIERS

... designed for inverse parallel SCR output devices for solid state relays, welders, battery chargers, motor controls or applications requiring high surge operation.

- Photo Glass Passivated Blocking Junctions for High Temperature Stability, Center Gate for Uniform Parameters
- 550 Amperes Surge Capability
- Blocking Voltage to 800 Volts

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Reverse Blocking Voltage (1)	$V_{RRM}$		Volts
MCR265-2		50	
MCR265-4		200	
MCR265-6		400	
MCR265-8		600	
MCR265-10		800	
Forward Current ( $T_C = 70^\circ\text{C}$ ) (All Conduction Angles)	$I_{T(RMS)}$ $I_{T(AV)}$	55* 35*	Amps
Peak Nonrepetitive Surge Current — 8.3 ms (1/2 Cycle, Sine Wave)	$I_{TSM}$	550	Amps
Forward Peak Gate Power	$P_{GM}$	20	Watts
Forward Average Gate Power	$P_{G(AV)}$	0.5	Watts
Forward Peak Gate Current (300 $\mu\text{s}$ , 120 PPS)	$I_{GM}$	2.0	Amps
Operating Junction Temperature Range	$T_J$	-40 to +125	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-40 to +150	$^\circ\text{C}$

### THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.9	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	60	$^\circ\text{C}/\text{W}$

(1)  $V_{RRM}$  for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative voltage. Devices should not be tested for blocking capability in a manner such that the voltage supplied exceeds the rated blocking voltage.


\* This device is rated for use in applications subject to high surge conditions. Care must be taken to insure proper heat sinking when the device is to be used at high sustained currents. (See Figure 1 for maximum case temperatures.)

### THYRISTORS

55 AMPERES RMS\*  
50-800 VOLTS



# 2.3



#### NOTES

1. DIMENSION H APPLIES TO ALL LEADS
2. DIMENSION L APPLIES TO LEADS 1 AND 3
3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED
4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
5. CONTROLLING DIMENSION INCH

	MILLIMETERS			INCHES		
DIM	MIN	MAX	MIN	MAX		
A	14.60	15.75	0.575	0.620		
B	9.65	10.79	0.380	0.405		
C	4.08	4.82	0.160	0.190		
D	0.64	0.89	0.025	0.035		
F	3.61	3.73	0.142	0.147		
G	2.41	2.67	0.095	0.105		
H	2.79	3.83	0.110	0.155		
J	0.36	0.56	0.014	0.022		
K	12.70	14.27	0.500	0.562		
L	1.14	1.39	0.045	0.055		
N	4.83	5.33	0.190	0.210		
Q	2.54	3.04	0.100	0.120		
R	2.04	2.79	0.080	0.110		
S	1.14	1.39	0.045	0.055		
T	5.97	6.48	0.235	0.255		
U	0.00	1.27	0.000	0.050		
V	1.14	-	0.045	-		
Z	-	2.03	-	0.080		

CASE 221A-02

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Voltage ( $T_J = 125^\circ\text{C}$ )	$V_{DRM}$	50 200 400 600 800	—	—	Volts
Peak Forward Blocking Current (Rated $V_{DRM}$ @ $T_J = 125^\circ\text{C}$ )	$I_{DRM}$	—	—	2.0	mA
Peak Reverse Blocking Current (Rated $V_{RRM}$ @ $T_J = 125^\circ\text{C}$ )	$I_{RRM}$	—	—	2.0	mA
Forward "On" Voltage (1) ( $I_{TM} = 110\text{ A}$ )	$V_{TM}$	—	1.5	1.9	Volts
Gate Trigger Current (Continuous dc) (Anode Voltage = 12 Vdc, $R_L = 100\text{ Ohms}$ ) ( $T_C = -40^\circ\text{C}$ )	$I_{GT}$	—	20 40	50 90	mA
Gate Trigger Voltage (Continuous dc) (Anode Voltage = 12 Vdc, $R_L = 100\text{ Ohms}$ )	$V_{GT}$	—	1.0	1.5	Volts
Gate Non-Trigger Voltage (Anode Voltage = Rated $V_{DRM}$ , $R_L = 100\text{ Ohms}$ , $T_J = 125^\circ\text{C}$ )	$V_{GD}$	0.2	—	—	Volts
Holding Current (Anode Voltage = 12 Vdc)	$I_H$	—	30	75	mA
Turn-On Time ( $I_{TM} = 55\text{ A}$ , $I_{GT} = 200\text{ mAdc}$ )	$t_{gt}$	—	1.5	—	$\mu\text{s}$
Critical Rate of Rise of Off-State Voltage (Gate Open, Rated $V_{DRM}$ , Exponential Waveform)	$dv/dt$	—	50	—	$\text{V}/\mu\text{s}$

(1) Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

FIGURE 1 — AVERAGE CURRENT DERATING





FIGURE 2 — MAXIMUM ON-STATE POWER DISSIPATION



\* This device is rated for use in applications subject to high surge conditions. Care must be taken to insure proper heat sinking when the device is to be used at high sustained currents.

FIGURE 3 — GATE TRIGGER CURRENT




FIGURE 4 — GATE TRIGGER VOLTAGE




FIGURE 5 — HOLDING CURRENT




FIGURE 6 — ON-STATE CHARACTERISTICS





FIGURE 7 — THERMAL RESPONSE



# MCR525-4 thru MCR525-10



**MOTOROLA**



## 25 AMPERES RMS SILICON CONTROLLED RECTIFIERS


... designed for ac control applications requiring large numbers of power cycles and ease of connection. The overmold package is an existing TO-220 device with fast-on connectors welded in place. The plastic body is molded over the TO-220 for TO-3 type mounting and UL requirements.

- Most Reliable UL Oriented Package
- Cost Reduces All New Pressfit and Isolated Stud Designs
- Fast-On Connectors for Easy Assembly
- Terminals Notched for "Wire Wrap" or Solder Connection
- Externally Isolated with Mica (part number B52600 F016)

## THYRISTORS

**25 AMPERES RMS  
200 - 800 VOLTS**

CASE 342-01



## MAXIMUM RATINGS


Rating (Note 1)	Symbol	Value	Unit
Peak Reverse Blocking Voltage (1) MCR525-4	$V_{RRM}$ or $V_{DRM}$	200 300 400 500 600 700 800	Volts
RMS On-State Current ( $T_C = 85^\circ\text{C}$ ) ( $T_M = 70^\circ\text{C}$ with Mica Insulator)	$I_T(\text{RMS})$	25	Amps
Peak Non-Repetitive Surge Current - 8.3 ms (1/2 Cycle, Sine Wave) 1.5 ms	$I_{TSM}$	300 350	Amps
Forward Peak Gate Power	PGM	20	Watts
Forward Average Gate Power	$P_{G(AV)}$	0.5	Watt
Forward Peak Gate Current	$I_{GM}$	2	Amps
Operating Junction Temperature Range	$T_J$	-40 to +125	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-40 to +150	$^\circ\text{C}$
Mounting Torque (Note 2)	—	6	in.lb

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.5	$^\circ\text{C}/\text{W}$

Note 1. Ratings apply for open gate conditions. Devices shall not be tested with a constant current source for blocking voltages, such that the voltage applied exceeds the rated blocking voltage at room temperature ( $\approx 25^\circ\text{C}$ ).

Note 2. Insert greased external isolator between the plastic TO-3 type base and heat sink. Secure with two 6 x 32 screws, lock washers and nuts. Tighten to 6-inch pound torque maximum for best heat transfer, lowest mechanical stress, and highest reliability.



TERMINAL 1 AND 2



TERMINAL 3

STYLE 1:  
TERM. 1: CATHODE  
2: ANODE  
3: GATE

NOTES:  
1. TERMINAL DIMENSIONS SHALL BE MEASURED AT GAUGE PLANE.

DIM	MIN	MAX	MIN	MAX
A	38.25	39.82	1.510	1.560
B	21.85	24.38	0.860	0.960
C	22.86	25.40	0.900	1.000
D	6.28	6.42	0.247	0.253
E	2.80	4.06	0.110	0.160
F	4.68	4.82	0.184	0.190
G	6.86	8.12	0.270	0.320
H	7.24	8.00	0.285	0.315
J	0.79	0.83	0.031	0.033
K	14.48	15.49	0.570	0.610
L	29.85	30.35	1.175	1.195
N	14.48	15.49	0.570	0.610
P	10.67	12.19	0.420	0.480
Q	3.81	4.19	0.150	0.165
R	17.78	19.30	0.700	0.760

CASE 342-01

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Voltage (1) MCR525-4 -5 -6 -7 -8 -9 -10	$V_{DRM}$	200 300 400 500 600 700 800	— — — — — — —	— — — — — — —	Volts
Peak Forward Blocking Current (Rated $V_{DRM}$ @ $T_J = 125^\circ\text{C}$ )	$I_{DRM}$	—	—	2	mA
Peak Reverse Blocking Current (Rated $V_{RRM}$ @ $T_J = 125^\circ\text{C}$ )	$I_{RRM}$	—	—	2	mA
Forward "On" Voltage (1) ( $I_{TM} = 50$ A)	$V_{TM}$	—	—	2.0	Volts
Gate Trigger Current (Continuous dc) (Anode Voltage = 12 Vdc, $R_L = 100$ Ohms)	$I_{GT}$	—	—	40	mA
Gate Trigger Voltage (Continuous dc) (Anode Voltage = 12 Vdc, $R_L = 100$ Ohms)	$V_{GT}$	—	1	1.5	Volts
Gate Non-Trigger Voltage (Anode Voltage = Rated $V_{DRM}$ , $R_L = 100$ Ohms, $T_J = 125^\circ\text{C}$ )	$V_{GD}$	0.2	—	—	Volts
Holding Current (Anode Voltage = 12 Vdc)	$I_H$	—	—	40	mA
Turn-On Time ( $I_{TM} = 25$ A, $I_{GT} = 50$ mAdc)	$t_{gt}$	—	1.5	—	$\mu\text{s}$
Turn-Off Time ( $V_{DRM} = \text{rated voltage}$ ) ( $I_{TM} = 25$ A, $I_R = 25$ A) ( $I_{TM} = 25$ A, $I_R = 25$ A, $T_J = 125^\circ\text{C}$ )	$t_q$	— —	15 35	—	$\mu\text{s}$
Critical Rate of Rise of Off-State Voltage (Gate Open, Rated $V_{DRM}$ , Exponential Waveform)	$dv/dt$	—	50	—	$\text{V}/\mu\text{s}$

(1) Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ 

FIGURE 1 — HOLDING CURRENT




FIGURE 2 — MAXIMUM FORWARD VOLTAGE






FIGURE 3 — RMS CURRENT DERATING




FIGURE 4 — MAXIMUM ON-STATE POWER DISSIPATION




FIGURE 5 — GATE TRIGGER CURRENT





FIGURE 6 — GATE TRIGGER VOLTAGE



### MECHANICAL CONSTRUCTION OF POWER THYRISTOR PACKAGES FOR SWITCHING APPLICATIONS

Thyristors replace relays for reasons of maintenance, space, and cost effectiveness. It is imperative that the mechanical construction of thyristors be consistent with these goals. The overmold package is the state-of-the-art realization of the above, backed by an instant performance record from years of development in the TO-220 package.

Motorola has power-cycled TO-220 devices 110,000 times at 15 amperes with only one failure (see report R 79-8A) and power-cycled the overmold 40,-

000 times, successfully. Tests for temperature cycle, temperature storage, thermal shock, moisture resistance, and vibration, also passed.

The internal construction of the overmold package (Figure 7) has only one layer of 95/5 solder, and inherent chip-to-heat spreader, interface. Internally isolated devices (Figure 8) must have several layers of solder, including soft solder around the isolator. Typically, the solder layers will fail, as the number of power cycles are increased.

FIGURE 7 — EXTERNALLY ISOLATED DEVICE





FIGURE 8 — TYPICALLY ISOLATED DEVICE




The overmold package is stronger than aluminum and equal to the steel TO-3 package in bending moment (Figure 9). The plastic flange eliminates isolation hardware and prevents screw-burr shorts through the isolator. The phenolic plastic meets UL flammability requirements and is designed for UL voltage spacing requirements.

FIGURE 9 — BENDING MOMENT



Comparison of the current handling capability of internally isolated devices can be done on the dashed line of Figure 10. The equivalent position (dashed line) is the same as the heat sink temperature ( $T_C$ ) of the internally isolated device.

FIGURE 10 — RMS CURRENT DERATING



For externally isolated package:

$$R_{\theta Total} = R_{\theta Chip} + R_{\theta Solder} + R_{\theta Header} + R_{\theta Grease} + R_{\theta Isolator} + R_{\theta Grease} + R_{\theta Heatsink}$$

For internally isolated package:

$$R_{\theta Total} = R_{\theta Chip} + R_{\theta Solder (1)} + R_{\theta Heat Spread} + R_{\theta Solder (2)} + R_{\theta Isolator} + R_{\theta Solder (3)} + R_{\theta Header} + R_{\theta Grease} + R_{\theta Heatsink}$$

The same power and the same heatsink will give higher  $T_C$  externally isolated than  $T_C$  internally isolated because of their relative position in the thermal equation. Both parts will have the same  $T_J$ .

**MCR568**  
(12 Amperes RMS)

**MCR569**  
(25 Amperes RMS)



**MOTOROLA**

## Advance Information

### SILICON-CONTROLLED RECTIFIERS


... designed for overvoltage protection in crowbar circuits.

- Glass-Passivated Junctions for Greater Parameter Stability and Reliability
- Center-Gate Geometry for Uniform Current Spreading Enabling High Discharge Current
- Externally Isolated with Mica Part Number B52600F016
- Cost Reduces All New Pressfit and Isolated Stud Designs
- High Capacitor Discharge Current  
300 Amps (MCR568)  
750 Amps (MCR569)

2.3

### SILICON-CONTROLLED CROWBAR RECTIFIERS

25 thru 400 VOLTS



Case 342-01

### MAXIMUM RATINGS


Rating	Symbol	MCR568	MCR569	Unit
Repetitive Peak Forward or Reverse Blocking Voltage (Note 1)	$V_{DRM}$ or $V_{RRM}$	Value		Volts
MCR568, 569	-1	25		
	-2	50		
	-3	100		
	-6	400		
Peak Discharge Current (Note 2)	$I_{TM}$	300	750	Amps
On-State Current ( $T_C = 85^\circ\text{C}$ ) (1/2 Cycle, Sine Wave, 60 Hz)	$I_{T(RMS)}$	12	25	Amps
	$I_{T(AV)}$	8	16	
Peak Non-Repetitive Surge Current (1/2 Cycle, Sine Wave, 60 Hz, $T_J = 125^\circ\text{C}$ )	$I_{TSM}$	100	300	Amps
Circuit Fusing ( $t \leq 8.3$ ms)	$i^2t$	40	375	A <sup>2</sup> s
Critical Rate-of-Rise of Current (Note 3)	$di/dt$	75	100	A/ $\mu$ s
Peak Gate Current ( $t \leq 2.0$ $\mu$ s)	$I_{GM}$	2.0		Amps
Peak Gate Power ( $t \leq 2.0$ $\mu$ s)	$P_{GM}$	20		Watts
Average Gate Power	$P_{G(AV)}$	0.5		Watt
Operating Junction Temperature Range	$T_J$	-40 to +125		$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-40 to +150		$^\circ\text{C}$
Mounting Torque	—	6	6	in. lb.

### THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	2.0	1.5	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	60		$^\circ\text{C}/\text{W}$

#### NOTES

- $V_{DRM}$  for all types can be applied on a continuous basis without damage. Ratings apply for open or shorted gate conditions or negative voltage on the gate. Devices should not be tested for blocking voltage such that the supply voltage exceeds the rating of the device.
- Ratings apply for  $t_w = 1.0$  ms.  $t_w$  is defined as 5 time constants of an exponentially decaying current pulse.
- Test Conditions:  $I_G = 150$  mA,  $V_D = \text{Rated } V_{DRM}$ ,  $I_{TM} = \text{Rated Value}$ ,  $T_J = 125^\circ\text{C}$ .



STYLE 1  
TERM 1 CATHODE  
2 ANODE  
3 GATE

NOTES  
1. TERMINAL DIMENSIONS SHALL BE MEASURED AT GAUGE PLANE

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	38.35	39.62	1.510	1.560
B	21.85	24.26	0.860	0.950
C	22.85	25.40	0.900	1.000
D	6.20	6.42	0.247	0.253
E	2.80	4.96	0.110	0.190
F	4.68	4.82	0.184	0.190
G	6.80	6.72	0.270	0.310
H	7.25	8.00	0.285	0.315
J	0.75	0.83	0.031	0.033
K	14.48	14.48	0.570	0.810
L	29.85	30.35	1.175	1.195
N	14.48	15.49	0.570	0.610
P	10.51	12.15	0.410	0.480
R	3.81	4.19	0.150	0.165
T	17.78	19.30	0.700	0.760

Case 342-01

This document contains information on a new product. Specifications and information herein are subject to change without notice.

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Current (Note 1) ( $V_D = \text{Rated } V_{DRM}, T_J = 125^\circ\text{C}$ )	$I_{DRM}$	—	—	2.0	mA
Peak Reverse Blocking Current ( $V_R = \text{Rated } V_{RRM}, T_J = 125^\circ\text{C}$ )	$I_{RRM}$	—	—	2.0	mA
Forward On-State Voltage ( $I_{TM} = 24 \text{ Amps}$ ) (Note 2) MCR568 ( $I_{TM} = 50 \text{ Amps}$ ) (Note 2) MCR569 ( $I_{TM} = 300 \text{ Amps}, t_W = 1.0 \text{ ms}$ ) (Note 3) MCR568 ( $I_{TM} = 750 \text{ Amps}, t_W = 1.0 \text{ ms}$ ) (Note 3) MCR569	$V_{TM}$	— — — —	— — 6.0 6.0	2.2 2.0 — —	Volts
Gate Trigger Current ( $V_D = 12 \text{ V}, R_L = 100 \Omega$ )	$I_{GT}$	2.0	7.0	30	mA
Gate Trigger Voltage ( $V_D = 12 \text{ V}, R_L = 100 \Omega$ ) ( $V_D = \text{Rated } V_{DRM}, R_L = 1.0 \text{ k}\Omega, T_J = 125^\circ\text{C}$ )	$V_{GT}$	— 0.2	0.65 0.40	1.5 —	Volts
Holding Current ( $I_{TM} = 100 \text{ mA}, \text{Gate-Open}$ )	$I_H$	3.0	15	50	mA
Latching Current ( $V_D = 12 \text{ Vdc}, I_G = 150 \text{ mA}, t_r \leq 50 \mu\text{s}$ )	$I_L$	—	—	60	mA
Critical Rate-of-Rise of Off-State Voltage ( $V_D = \text{Rated } V_{DRM}, \text{Gate Open, Exponential Waveform}, T_J = 125^\circ\text{C}$ )	$dv/dt$	10	—	—	$\text{V}/\mu\text{s}$
Gate-Controlled Turn-On Time (Note 4) ( $V_D = \text{Rated } V_{DRM}, I_G = 150 \text{ mA}$ ) ( $I_{TM} = 24 \text{ Amps, peak}$ ) MCR568 ( $I_{TM} = 50 \text{ Amps, peak}$ ) MCR569	$t_{gt}$	— —	1.0 1.0	— —	$\mu\text{s}$

## NOTES:

- $V_{DRM}$  for all types can be applied on a continuous basis over the operating junction temperature range without incurring damage. Ratings apply for open or shorted gate conditions or negative voltage on the gate. Devices should not be tested for blocking voltage such that the supply voltage exceeds the rating of the device.
- Pulse duration  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .
- Ratings apply for  $t_W = 1.0 \text{ ms}$ .  $t_W$  is defined at 5 time constants of an exponentially decaying current pulse.
- The gate-controlled turn-on time in a crowbar circuit will be influenced by the circuit inductance.

# MCR729-5 thru MCR729-10



**MOTOROLA**



## REVERSE BLOCKING TRIODE THYRISTOR

... fast switching, high-voltage Silicon Controlled Rectifiers especially designed for pulse modulator applications in radar and other similar equipment.

- High-Voltage:  $V_{DRM} = 300$  to  $800$  Volts
- Turn-On Times: in Nanosecond Range
- Repetitive Pulse Current to  $100$  Amps
- Stable Switching Characteristics Over an Operating Temperature Range From  $-65$  to  $+105^{\circ}\text{C}$
- Pulse Repetition Rates as High as  $10,000$  pps

## SILICON CONTROLLED RECTIFIERS

5 AMPERES RMS  
300-800 VOLTS




### MAXIMUM RATINGS ( $T_J = 105^{\circ}\text{C}$ unless otherwise noted)

Characteristic	Symbol	Value	Unit
Peak Repetitive Forward Blocking Voltage* (1) MCR729-5	$V_{DRM}$	300	Volts
-6		400	
-7		500	
-8		600	
-9		700	
-10		800	
Peak Repetitive Reverse Blocking Voltage (1)	$V_{RRM}$	50	Volts
Forward Current RMS	$I_T(\text{RMS})$	5	Amps
Average Forward Power	$P_F(\text{AV})$	5	Watts
Peak Repetitive On-State Control ( $PW = 10 \mu\text{s}$ )	$I_{TRM}$	100	Amps
Peak Forward Gate Power	$P_{GFM}$	20	Watts
Average Forward Gate Power	$P_{GF(\text{AV})}$	1	Watt
Peak Forward Gate Current	$I_{GFM}$	5	Amps
Peak Forward Gate Voltage	$V_{GFM}$	10	Volts
Peak Reverse Gate Voltage	$V_{GRM}$	10	Volts
Operating Junction Temperature Range	$T_J$	$-65$ to $+105$	$^{\circ}\text{C}$
Storage Temperature Range	$T_{stg}$	$-65$ to $+150$	$^{\circ}\text{C}$
Stud Torque		15	in/lb

\*Characterized for unilateral applications where reverse blocking capability is not important. Higher  $V_{ROM}$  rated units available on request.

(1) Ratings apply for zero or negative gate voltages. Devices shall not have a positive bias to the gate concurrently with a negative potential on the anode. Devices should not be tested with a constant current source for forward and reverse blocking voltages such that the applied voltage exceeds the ratings.



STYLE 1.  
PIN 1. CATHODE  
2. GATE  
STUD - ANODE

NOTE:  
1. ALL RULES & NOTES  
ASSOCIATED WITH  
REFERENCED TO-64  
OUTLINE SHALL APPLY.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	10.77	11.10	0.424	0.437
C	7.62	10.16	0.300	0.400
E	1.52	4.45	0.060	0.175
F	2.03	3.45	0.080	0.136
G	0.33	—	0.013	—
H	—	1.98	—	0.078
J	10.16	11.51	0.400	0.453
K	17.78	21.72	0.700	0.855
N	—	10.77	—	0.424
P	4.14	4.80	0.163	0.189
Q	1.02	1.91	0.040	0.075
R	10.16	—	0.400	—
S	4.212	4.310	0.1658	0.1697
T	1.52	—	0.060	—

CASE 63-03

ELECTRICAL CHARACTERISTICS ( $T_C = 25^{\circ}\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Current ( $V_D = \text{Rated } V_{DRM}$ , $T_C = 105^{\circ}\text{C}$ , gate open)	$I_{DRM}$	—	0.2	2	mA
Gate Trigger Current (Continuous dc) ( $V_D = 7 \text{ Vdc}$ , $R_L = 100 \text{ ohms}$ )	$I_{GT}$	—	10	50	mA
Gate Trigger Voltage (Continuous dc) ( $V_D = 7 \text{ Vdc}$ , $R_L = 100 \text{ ohms}$ )	$V_{GT}$	—	0.8	1.5	Volts
Holding Current ( $V_D = 7 \text{ Vdc}$ , gate open)	$I_H$	3	15	—	mA
Forward On Voltage ( $I_{TM} = 5 \text{ A}$ , $PW < 1 \text{ mS}$ , Duty Cycle $< 1\%$ )	$V_{TM}$	—	—	2.6	Volts
Dynamic Forward On Voltage ( $0.5 \mu\text{s}$ after 50% pt, $I_G = 200 \text{ mA}$ , $V_D = \text{Rated } V_{DRM}$ , $i_F(\text{pulse}) = 30 \text{ Amps}$ )	$V_{TM}$	—	15	25	Volts
Turn-On Time ( $t_d + t_r$ ) ( $I_G = 200 \text{ mA}$ , $V_D = \text{Rated } V_{DRM}$ ) ( $i_{TM} = 30 \text{ Amps peak}$ ) ( $i_{TM} = 100 \text{ Amps peak}$ )	$t_{on}$	— — —	200 400	—	ns
Turn-On Time Variation ( $T_C = +25^{\circ}\text{C}$ to $+105^{\circ}\text{C}$ and $-65^{\circ}\text{C}$ to $+25^{\circ}\text{C}$ , $i_{TM} = 30 \text{ A}$ )	$t_{on}$	—	500	—	ns
Pulse Turn-Off Time ( $i_F(\text{pulse}) = 30 \text{ Amps}$ , $i_{reverse} = 0$ ) (Inductive charging circuit)	$t_{rec}$	—	15	—	$\mu\text{s}$
Forward Voltage Application Rate (Linear Rate of Rise) ( $V_D = \text{Rated } V_{DRM}$ , gate open, $T_C = 105^{\circ}\text{C}$ )	$dv/dt$	50	—	—	$\text{V}/\mu\text{s}$
Thermal Resistance (Junction to Case)	$\theta_{JC}$	—	—	4	$^{\circ}\text{C}/\text{W}$

2.3





## SILICON CONTROLLED RECTIFIERS

... designed primarily for very high speed switching, high current pulse applications — laser modulators, printers, florescent lighting, switching power supplies and particle accelerators.

- Asymmetrical Blocking Voltage To 600 V
- Very High  $dv/dt$  - 1000 V/ $\mu s$  @  $T_J = 125^\circ C^*$
- Very Fast Switching -  $t_q$  @  $T_J = 25^\circ C$ , 8.0  $\mu s$  Max
- Technology Leadership TMOS SCR
- For More Information See EB-103

## MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Peak Forward Blocking Voltage MCR1000-4 MCR1000-6 MCR1000-8	$V_{DRM}$	200 400 600	Volts
Forward Current RMS ( $T_C = 25^\circ C$ ) (All Conduction Angles)	$I_T(RMS)$	15	Amps
Peak Forward Surge Current (1/2 Cycle, Sine Wave, 60 Hz) $T_J = 125^\circ C$	$I_{TSM}$	90	Amps
Circuit Fusing Considerations ( $T_J = 0$ to $+125^\circ C$ , $t = 1.0$ to 8.3 ms)	$i^2t$	34	$A^2s$
Peak Gate Voltage	$V_{GM}$	$\pm 20$	Volts
Forward Peak Gate Current	$I_{GM}$	1.5	Amps
Operating Junction Temperature Range	$T_J$	-0 to +125	$^\circ C$
Storage Temperature Range	$T_{stg}$	-65 to +150	$^\circ C$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.67	$^\circ C/W$

\* $R_{\theta GK} \leq 50K$  ohms required

**THYRISTORS**  
15 AMPERES RMS  
200-400-600 VOLTS  
ASYMMETRICAL



## NOTES

- 1 DIMENSION H APPLIES TO ALL LEADS
- 2 DIMENSION L APPLIES TO LEADS 1 AND 3
- 3 DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED
- 4 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
- 5 CONTROLLING DIMENSION: INCH

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

STYLE 3:  
PIN 1. CATHODE  
2. ANODE  
3. GATE  
4. ANODE

**CASE 221A-02  
TO-220 AB**

ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Current (Rated $V_{DRM}$ @ $T_J = 125^\circ\text{C}$ )	$I_{URM}$	—	—	2.0	mA
Peak Reverse Blocking Current (Rated $V_{RRM}$ @ $T_J = 125^\circ\text{C}$ )	$I_{RRM}$	—	—	2.0	mA
Peak Reverse Blocking Voltage	$V_{RRM}$	—	—	100	Volts
Forward "On" Voltage ( $I_{TM} = 20$ A Peak)	$V_{TM}$	—	3.5	4.0	Volts
Gate Trigger Voltage (Continuous dc) (Anode Voltage = 12 Vdc, $R_L = 100$ Ohms) (Anode Voltage = Rated $V_{DRM}$ , $R_L = 100$ Ohms, $T_J = 125^\circ\text{C}$ )	$V_{GT}$ $V_{GD}$	— 0.2	2.0 —	2.5 —	Volts Volts
Holding Current (Anode Voltage = 12 Vdc)	$I_H$	—	10	40	mA
Turn-On Time (See Figure 6)	$t_{gt}$	—	—	200	ns
Turn-Off Time ( $V_{DRM}$ = rated voltage) ( $I_{TM} = 3.0$ A, $I_R = 2.0$ A, $dv/dt = 100$ V/ $\mu$ s)	$t_q$	—	6.0	8.0	$\mu$ s
Forward Voltage Application Rate ( $T_J = 125^\circ\text{C}$ , $R_{GK} \leq 200$ $\Omega$ ) (See Figure 7)	$dv/dt$	1000	—	—	V/ $\mu$ s
Maximum Rate of Change of On State Current (Rated $V_{DRM}$ , $I_{TM} = 20$ A peak, $T_J = 125^\circ\text{C}$ )	$di/dt$	—	—	100	A/ $\mu$ s

2.3

FIGURE 1 — AVERAGE CURRENT DERATING




FIGURE 2 — MAXIMUM ON-STATE POWER DISSIPATION




FIGURE 3 — TYPICAL GATE TRIGGER VOLTAGE




FIGURE 4 — TYPICAL HOLDING CURRENT




FIGURE 5 — THERMAL RESPONSE






FIGURE 6 — MCR1000 SERIES TYPICAL TURN-ON CIRCUIT WITH CMOS GATING

FIGURE 7 — TYPICAL  $dv/dt$  CAPABILITY



# MOTOROLA

# MCR1718-5 thru MCR1718-8


## REVERSE BLOCKING TRIODE THYRISTOR

... fast switching, high-voltage thyristors especially designed for pulse modulator applications.

- High-Voltage Capability from 300 to 600 Volts
- Repetitive Pulse Current to 1000 Amp
- Pulse Repetition as High as 4000 pps
- Current Application Rate as High as 1000 A/ $\mu$ s

## SILICON CONTROLLED RECTIFIER

25 AMPERES RMS  
300 thru 600 VOLTS



# 2.3


### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Forward or Reverse Blocking Voltage * MCR1718-5	$V_{DRM}$ $V_{RRM}$	300	Volts
-6		400	
-7		500	
-8		600	
Peak Reverse Blocking Voltage (Transient) (Non-Recurrent 5 ms (max)) MCR1718-5	$V_{RSM}$	400	Volts
-6		500	
-7		600	
-8		700	
Forward Current RMS	$I_T(RMS)$	25	Amp
Peak Forward Surge Current (1-10 $\mu$ s Pulse Width)	$I_{TSM}$	1000	Amp
Current Application Rate (up to 1000 A peak)	$di/dt$	1000	A/ $\mu$ s
Circuit Fusing ( $T_J = -65$ to $+125^\circ C$ ; $t \leq 1.0$ ms)	$I^2 t$	250	A $^2$ s
Dynamic Average Power ( $T_C = 65^\circ C$ )	$P_F(AV)$	30	Watts
Peak Gate Power - Forward	$P_{GM}$	20	Watts
Average Gate Power - Forward	$P_{G(AV)}$	1.0	Watt
Peak Gate Current - Forward	$I_{GM}$	5.0	Amp
Peak Gate Voltage	$V_{GM}$	10	Volts
Operating Junction Temperature Range	$T_J$	-65 to $+125$	$^\circ C$
Storage Temperature Range	$T_{stg}$	-65 to $+150$	$^\circ C$
Stud Torque	—	30	in.-lb

\* $V_{DRM}$  and  $V_{RRM}$  for all types can be applied on a continuous dc basis without incurring damage.  
Ratings apply for zero or negative gate voltage.

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.0	$^\circ C/W$



STYLE 1:  
PIN 1. CATHODE  
2. GATE  
3. ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	26.67	30.23	1.050	1.190
F	3.43	4.06	0.135	0.160
H	2.29	REF	0.090	REF
J	10.67	11.56	0.420	0.455
K	15.75	17.02	0.620	0.670
L	7.62	8.89	0.300	0.350
R	1.40	2.16	0.055	0.085
T	1.65	REF	0.065	REF
T	12.73	12.83	0.501	0.505

CASE 263-03

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Units
Peak Forward Blocking Current ( $V_D = \text{Rated } V_{DRM}$ with gate open, $T_J = 125^\circ\text{C}$ )	$I_{DRM}$	—	—	8.0	mA
Peak Reverse Blocking Current ( $V_D = \text{Rated } V_{RRM}$ with gate open, $T_J = 125^\circ\text{C}$ )	$I_{RRM}$	—	—	8.0	mA
Forward "On" Voltage ( $I_{TM} = 25 \text{ A dc}$ )	$V_{TM}$	—	1.1	1.3	Volts
Dynamic Forward On Voltage ( $I_{GT} = 500 \text{ mA}$ , $I_{pulse} = 500 \text{ Amps}$ ) ( $1.0 \mu\text{s}$ after start (10% pt.) of $I_{pulse}$ ) ( $5.0 \mu\text{s}$ after start (10% pt.) of $I_{pulse}$ )	$V_{TM}$	— —	30 5.0	— —	
Gate Trigger Current (Continuous dc) ( $V_D = 7 \text{ Vdc}$ , $R_L = 50 \text{ Ohms}$ )	$I_{GT}$	—	10	50	mA
Gate Trigger Voltage (Continuous dc) ( $V_D = 7 \text{ Vdc}$ , $R_L = 50 \text{ Ohms}$ ) ( $V_D = \text{Rated } V_{DRM}$ , $R_L = 50 \text{ Ohms}$ , $T_J = 125^\circ\text{C}$ )	$V_{GT}$ $V_{GD}$	— 0.25	0.8 —	1.5 —	Volts
Holding Current ( $V_D = 7.0 \text{ Vdc}$ , Gate Open) ( $V_D = 7.0 \text{ Vdc}$ , Gate Open, $T_J = 125^\circ\text{C}$ )	$I_H$	5.0 —	15 6.0	— —	mA
Circuit Commutated Turn-Off Time ( $I_F = 500 \text{ A}$ , $I_R = 10 \text{ A}$ , $dv/dt = 20 \text{ V}/\mu\text{s}$ , $V_D = \text{Rated } V_{DRM}$ , $V_R = \text{Rated } V_{RRM}$ ) (Conductive Charging Circuit — Circuit dependent)	$t_q$	—	20	—	$\mu\text{s}$
Critical Exponential Rate of Rise (Gate Open, $T_J = 125^\circ\text{C}$ , $V_D = \text{Rated } V_{DRM}$ )	$dv/dt$	—	100	—	$\text{V}/\mu\text{s}$

(1)  $V_{DRM}$  for all types can be supplied on a continuous dc basis without incurring damage.  
Ratings apply for zero or negative gate voltage.



# MOTOROLA

# MCR1906-1 thru MCR1906-8



## REVERSE BLOCKING TRIODE THYRISTORS

These devices are glassivated planar construction designed for applications in control systems and sensing circuits where low-level gating and holding characteristics are necessary.

- Low-Level Gate Characteristics –  
 $I_{GT} = 1.0 \text{ mA (Max) @ } T_C = 25^\circ\text{C}$
- Low Holding Current –  $I_H = 5.0 \text{ mA (Max) @ } T_C = 25^\circ\text{C}$
- Glass-to-Metal Bond for Maximum Hermetic Seal

## MAXIMUM RATINGS ( $T_J = 100^\circ\text{C}$ unless otherwise noted.)


Rating	Symbol	Value	Unit
Repetitive Peak Reverse Blocking Voltage	$V_{RRM}$	25	Volts
		50	
		100	
		200	
		300	
		400	
		500	
RMS On-State Current (All Conduction Angles)	$I_T(\text{RMS})$	1.6	Amp
Peak Non-Repetitive Surge Current (One Cycle, 60 Hz, $T_J = -40$ to $+110^\circ\text{C}$ ) Preceded and followed by rated current and voltage	$I_{TSM}$	15	Amp
Peak Gate Power	$P_{GM}$	0.1	Watt
Average Gate Power	$P_{GF(AV)}$	0.01	Watt
Peak Gate Current	$I_{GM}$	0.1	Amp
Peak Gate Voltage	$V_{GM}$	6.0	Volt
Operating Junction Temperature Range	$T_J$	$-65$ to $+110$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-65$ to $+150$	$^\circ\text{C}$
Lead Solder Temperature ( $> 1/16"$ From Case, 10 s max.)	–	$+230$	$^\circ\text{C}$

## SILICON CONTROLLED RECTIFIERS

1.6 AMPERES RMS  
25 thru 400 VOLTS



# 2.3



STYLE 3  
PIN 1. CATHODE  
2. GATE  
3. ANODE (CONNECTED TO CASE)

DIM	MIN	MAX	MIN	MAX
A	8.89	9.40	0.350	0.370
B	8.00	8.51	0.315	0.335
C	6.10	6.60	0.240	0.260
D	0.406	0.533	0.016	0.021
E	0.229	0.318	0.009	0.0125
F	0.406	0.483	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.711	0.864	0.028	0.034
J	0.737	1.02	0.029	0.040
K	12.70	–	0.500	–
L	6.35	–	0.250	–
M	45° NOM	–	45° NOM	–
P	–	1.27	–	0.050
Q	90° NOM	–	90° NOM	–
R	2.54	–	0.100	–

All JEDEC dimensions and notes apply.  
CASE 79 02  
TO-39



# MCR1906-1 thru MCR1906-8

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^{\circ}\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Voltage ( $R_{GK} = 1000\text{ Ohms}$ )	$V_{DRM}$	25	—	—	Volt
MCR1906-1		50	—	—	
MCR1906-2		100	—	—	
MCR1906-3		200	—	—	
MCR1906-4		300	—	—	
MCR1906-5		400	—	—	
MCR1906-6		500	—	—	
MCR1906-7		600	—	—	
MCR1906-8					
Peak Forward Blocking Current (Rated $V_{DRM}$ , $R_{GK} = 1000\text{ Ohms}$ , $T_J = 110^{\circ}\text{C}$ )	$I_{DRM}$	—	—	500	$\mu\text{A}$
Peak Reverse Blocking Current (Rated $V_{RRM}$ , $R_{GK} = 1000\text{ Ohms}$ , $T_J = 110^{\circ}\text{C}$ )	$I_{RRM}$	—	—	500	$\mu\text{A}$
Peak On-State Voltage (Pulsed, 1.0 ms max, Duty Cycle $\leq 1.0\%$ ) ( $I_F = 1.0\text{ Adc peak}$ )	$V_{TM}$	—	—	1.75	Volt
Gate Trigger Current (Continuous dc) ( $V_{AK} = 7.0\text{ V}$ , $R_L = 100\text{ ohms}$ )	$I_{GT}$	—	—	1.0	mAdc
Gate Trigger Voltage (Continuous dc) ( $V_{AK} = 7.0\text{ V}$ , $R_L = 100\text{ ohms}$ ) ( $V_{AK} = \text{Rated } V_{DRM}$ , $R_L = 100\text{ ohms}$ , $R_{GK} = 1000\text{ Ohms}$ , $T_J = 110^{\circ}\text{C}$ )	$V_{GT}$	— 0.1	—	1.0	Volt
Holding Current ( $V_{AK} = 7.0\text{ V}$ , $R_{GK} = 1000\text{ ohms}$ )	$I_H$	—	—	5.0	mA
Turn-On Time ( $I_{GT} = 10\text{ mA}$ , $I_F = 1.0\text{ A}$ ) ( $I_{GT} = 20\text{ mA}$ , $I_F = 1.0\text{ A}$ )	$t_{gt}$	—	0.8 0.6	—	$\mu\text{s}$
Turn-Off Time ( $I_F = 1.0\text{ A}$ , $I_R = 1.0\text{ A}$ , $dv/dt = 20\text{ V}/\mu\text{s}$ , $T_J = 110^{\circ}\text{C}$ )	$t_q$	—	10	—	$\mu\text{s}$

## CURRENT DERATING

FIGURE 1 – CASE TEMPERATURE REFERENCE





FIGURE 2 – AMBIENT TEMPERATURE REFERENCE





# MOTOROLA


## MCR2080, A series

### SILICON CONTROLLED RECTIFIERS

... designed primarily for high speed inverter and converter applications — selected versions available for vertical deflection for TV circuits, computer terminals, medical monitors, and video games.

- $t_q < 6.0 \mu s$  @  $I_F = 5.0$  Amps
- Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Blocking Voltage to 800 Volts

### THYRISTORS 8.0 AMPERES RMS 200-800 VOLTS



# 2.3


### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Repetitive Peak Off-State Voltage	$V_{RRM}^{(1)}$		Volts
Peak Repetitive Reverse Voltage	$V_{DRM}$		
MCR2080, A-4		200	
MCR2080, A-5		300	
MCR2080, A-6		400	
MCR2080, A-7		500	
MCR2080, A-8		600	
MCR2080, A-9		700	
MCR2080, A-10		800	
Forward Current RMS (All Conduction Angles)	$I_T(RMS)$	8.0	Amps
Peak Forward Surge Current (1/2 Cycle, Sine Wave, 60 Hz)	$I_{TSM}$	90	Amps
Circuit Fusing Considerations ( $t = 8.3$ ms)	$I^2t$	34	A <sup>2</sup> s
Forward Peak Gate Power	$P_{GM}$	5.0	Watts
Forward Average Gate Power	$P_{G(AV)}$	0.5	Watts
Forward Peak Gate Current	$I_{GM}$	2.0	Amps
Operating Junction Temperature Range	$T_J$	-40 to +125	°C
Storage Temperature Range	$T_{stg}$	-40 to +150	°C

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.0	°C/W

(1)  $V_{RRM}$  for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices should not be tested for blocking capability in a manner such that the voltage supplied exceeds the rated blocking voltage.



STYLE 3

- PIN 1 CATHODE  
2 ANODE  
3 GATE  
4 ANODE

#### NOTES

- DIMENSION H APPLIES TO ALL LEADS AND 3.
- DIMENSION L APPLIES TO LEADS 1 AND 3.
- DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION INCH.

	MILLIMETERS		INCHES	
DIM.	MIN.	MAX.	MIN.	MAX.
A	14.60	15.75	0.575	0.620
B	9.65	10.28	0.380	0.405
C	4.65	4.82	0.180	0.190
D	0.64	0.89	0.025	0.035
E	3.51	3.75	0.140	0.147
F	2.41	2.67	0.095	0.105
G	2.78	3.93	0.110	0.155
H	0.76	0.96	0.030	0.037
J	12.70	14.27	0.500	0.562
K	1.14	1.30	0.045	0.051
L	4.83	5.33	0.190	0.210
M	2.54	3.04	0.100	0.120
N	2.04	2.79	0.080	0.110
P	1.15	1.39	0.045	0.055
Q	5.93	6.48	0.235	0.255
R	0.60	1.27	0.000	0.050
S	1.14	-	0.045	-
T	2.05	-	0.080	-

CASE 221A-02  
TO-220 AB

ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Current (Rated $V_{DRM}$ )	$I_{DRM}$	—	—	3.0	mA
Peak Reverse Blocking Current (Rated $V_{DRM}$ )	$I_{RRM}$	—	—	3.0	mA
Peak On-State Voltage (1) ( $I_{TM} = 10$ A peak) ( $I_{TM} = 16$ A Peak)	$V_{TM}$	—	—	3.0 4.0	Volts
Gate Trigger Current (Continuous dc) ( $V_D = 7.0$ V, $R_L = 100$ $\Omega$ )	$I_{GT}$	—	—	50	mA
Gate Trigger Voltage (Continuous dc) ( $V_D = 7.0$ V, $R_L = 100$ $\Omega$ )	$V_{GT}$	—	—	2.5	Volts
Holding Current ( $V_D = 7.0$ V, $R_L = 100$ $\Omega$ )	$I_H$	—	—	100	mA
Turn-Off Time ( $V_{DRM} = \text{Rated Voltage}$ ) ( $I_{TM} = 5.0$ A, $di/dt = 5.0$ A/ $\mu\text{s}$ , Reapplied $dv/dt = 50$ V/ $\mu\text{s}$ )	$t_q$	—	—	10 6.0	$\mu\text{s}$
Forward Voltage Application Rate	$dv/dt$	100	150	—	V/ $\mu\text{s}$

(1) Pulse Test: Pulse Width = 1.0 ms, Duty Cycle  $\leq 2\%$ 

FIGURE 1 — AVERAGE CURRENT DERATING




FIGURE 2 — ON-STATE POWER DISSIPATION




FIGURE 3 — TYPICAL GATE TRIGGER CURRENT




FIGURE 4 — TYPICAL GATE TRIGGER VOLTAGE




FIGURE 5 — TYPICAL HOLDING CURRENT





FIGURE 6 — TYPICAL TURN-OFF TIME



# MCR2150, A series



**MOTOROLA**


## SILICON CONTROLLED RECTIFIERS

... designed primarily for high speed inverter and converter applications — selected versions available for vertical deflection for TV circuits, computer terminals, medical monitors, and video games.

- $t_q < 4.0 \mu s$  @  $I_F = 15 A$
- Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Blocking Voltage to 800 Volts

## THYRISTORS

**15 AMPERES RMS  
200-800 VOLTS**



## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Repetitive Peak Off-State Voltage	$V_{RRM}^{(1)}$		Volts
Peak Repetitive Reverse Voltage	$V_{DRM}$		
MCR2150, A-4		200	
MCR2150, A-5		300	
MCR2150, A-6		400	
MCR2150, A-7		500	
MCR2150, A-8		600	
MCR2150, A-9		700	
MCR2150, A-10		800	
Forward Current RMS (All Conduction Angles)	$I_T(RMS)$	15	Amps
Peak Forward Surge Current (1/2 Cycle, Sine Wave, 60 Hz)	$I_{TSM}$	160	Amps
Circuit Fusing Considerations ( $t = 8.3 ms$ )	$I^2t$	100	$A^2s$
Forward Peak Gate Power	$P_{GM}$	5.0	Watts
Forward Average Gate Power	$P_{G(AV)}$	0.5	Watts
Forward Peak Gate Current	$I_{GM}$	2.0	Amps
Operating Junction Temperature Range	$T_J$	-40 to +125	$^{\circ}C$
Storage Temperature Range	$T_{stg}$	-40 to +150	$^{\circ}C$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.5	$^{\circ}C/W$

- (1)  $V_{RRM}$  for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices should not be tested for blocking capability in a manner such that the voltage supplied exceeds the rated blocking voltage

STYLE 3  
PIN 1. CATHODE  
2. ANODE  
3. GATE  
4. ANODE

### NOTES

1. DIMENSION H APPLIES TO ALL LEADS
2. DIMENSION L APPLIES TO LEADS 1 AND 3
3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED
4. DIMENSIONS AND TOLERANCING PER ANSI Y14.5M-1982
5. CONTROLLING DIMENSION, INCH

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	14.00	15.75	0.575	0.625
B	3.95	10.28	0.395	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
E	3.91	3.73	0.142	0.147
F	2.41	2.67	0.095	0.105
G	2.75	3.93	0.110	0.155
H	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.23	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.75	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	—	0.045	—
W	—	2.03	—	0.080

**CASE 221A-02  
TO-220 AB**

FIGURE 1 — AVERAGE CURRENT DERATING





FIGURE 2 — ON-STATE POWER DISSIPATION



ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Current (Rated $V_{DRM}$ ) $T_J = 125^\circ\text{C}$	$I_{DRM}$	—	—	3.0	mA
Peak Reverse Blocking Current (Rated $V_{DRM}$ ) $T_J = 125^\circ\text{C}$	$I_{RRM}$	—	—	3.0	mA
Peak On-State Voltage (1) ( $I_{TM} = 10\text{ A Peak}$ ) ( $I_{TM} = 30\text{ A Peak}$ )	$V_{TM}$	—	—	3.0 3.75	Volts
Gate Trigger Current (Continuous dc) ( $V_D = 7.0\text{ V}$ , $R_L = 100\ \Omega$ )	$I_{GT}$	—	—	50	mA
Gate Trigger Voltage (Continuous dc) ( $V_D = 7.0\text{ V}$ , $R_L = 100\ \Omega$ )	$V_{GT}$	—	—	2.5	Volts
Holding Current ( $V_D = 7.0\text{ V}$ , $R_L = 100\ \Omega$ )	$I_H$	—	—	100	mA
Turn-Off Time ( $V_{DRM} = \text{Rated Voltage}$ ) ( $I_{TM} = 10\text{ A}$ , $di/dt = 5.0\text{ A}/\mu\text{s}$ , Reapplied $dv/dt = 50\text{ V}/\mu\text{s}$ )	$t_q$	—	3.0	10 4.0	$\mu\text{s}$
Forward Voltage Application Rate	$dv/dt$	100	150	—	$\text{V}/\mu\text{s}$

(1) Pulse Test: Pulse Width = 1.0 ms, Duty Cycle  $\leq 2\%$ .

2.3

FIGURE 3 — TYPICAL GATE TRIGGER CURRENT




FIGURE 4 — TYPICAL GATE TRIGGER VOLTAGE




FIGURE 5 — TYPICAL HOLDING CURRENT





FIGURE 6 — TYPICAL TURN-OFF TIME





# MCR3818-1 thru MCR3818-10 MCR3918-1 thru MCR3918-10



**MOTOROLA**



## REVERSE BLOCKING TRIODE THYRISTOR

... designed for industrial and consumer applications such as power supplies, battery chargers, temperature, motor, light and welder controls.

- Supplied in Either Pressfit or Stud Package
- High Surge Current Rating —  $I_{TSM} = 240$  Amp
- Low On-State Voltage —  $1.2$  V (Typ) @  $I_{TM} = 20$  Amp
- Practical Level Triggering and Holding Characteristics —  $40$  mA (Max) and  $50$  mA (Max) @  $T_C = 25^\circ\text{C}$

**2.3**

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Forward and Reverse Voltage (1) MCR3818, MCR3918 - 1	$V_{DRM}$ or $V_{RRM}$	25	Volts
- 2		50	
- 3		100	
- 4		200	
- 5		300	
- 6		400	
- 7		500	
- 8		600	
- 9		700	
- 10		800	
Non-Repetitive Reverse Blocking Voltage MCR3818, MCR3918 - 1	$V_{RSM}$	35	Volts
- 2		75	
- 3		150	
- 4		300	
- 5		400	
- 6		500	
- 7		600	
- 8		700	
- 9		800	
- 10		900	
On-State Current RMS	$I_{T(RMS)}$	20	Amp
Average On-State Current ( $T_C = 67^\circ\text{C}$ )	$I_{T(AV)}$	13	Amp
Circuit Fusing ( $T_J = -40$ to $+100^\circ\text{C}$ , $t \leq 8.3$ ms)	$I^2t$	235	$\text{A}^2\text{s}$
Peak Non-Repetitive Surge Current (One cycle, 60 Hz, $T_J = -40$ to $+100^\circ\text{C}$ )	$I_{TSM}$	240	Amp
Peak Gate Power (Maximum Pulse Width = $10$ $\mu\text{s}$ )	$P_{GM}$	5.0	Watts
Average Gate Power	$P_{G(AV)}$	0.5	Watt
Peak Forward Gate Current (Maximum Pulse Width = $10$ $\mu\text{s}$ )	$I_{GM}$	2.0	Amp
Peak Gate Voltage	$V_{GM}$	10	Volts
Operating Junction Temperature Range	$T_J$	$-40$ to $+100$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-40$ to $+150$	$^\circ\text{C}$
Stud Torque		30	in. lb.


## THERMAL CHARACTERISTICS

Characteristic	Symbol	Typ	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	1.5	$^\circ\text{C}/\text{W}$
Pressfit Package		1.1	1.6	
Stud Package				


(1) See note on page 2.

## SILICON CONTROLLED RECTIFIER

20 AMPERES RMS  
25-800 VOLTS




## MCR3818 SERIES



DIM	MIN	MAX	MIN	MAX
A	17.73	17.83	0.701	0.706
B	11.81	12.06	0.465	0.475
C	8.33	9.35	0.330	0.370
D	2.54	—	0.100	—
E	0.89	2.16	0.035	0.085
F	7.04	7.46	0.277	0.294
G	—	20.32	—	0.800
H	—	12.95	—	0.510
I	1.65	4.06	0.065	0.160

CASE 174-03

## MCR3918 SERIES



DIM	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	20.70	24.13	0.815	0.950
D	0.89	2.16	0.035	0.085
E	—	2.29 REF	—	0.090 REF
F	10.67	11.56	0.420	0.455
G	9.78	10.54	0.385	0.415
H	6.99	7.75	0.275	0.305
I	1.85	4.06	0.065	0.160
J	1.65 REF	—	0.065 REF	—
K	12.70	17.83	0.500	0.706

CASE 175-02

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Peak Forward Blocking Current ( $V_D = \text{Rated } V_{DRM}$ @ $T_J = 100^\circ\text{C}$ , gate open)	$I_{DRM}$	—	5.0	mA
Peak Reverse Blocking Current ( $V_R = \text{Rated } V_{RRM}$ @ $T_J = 100^\circ\text{C}$ , gate open)	$I_{RRM}$	—	5.0	mA
Gate Trigger Current (Continuous dc) (2) ( $V_D = 7.0 \text{ Vdc}$ , $R_L = 100 \Omega$ ) ( $V_D = 7.0 \text{ Vdc}$ , $R_L = 100 \Omega$ , $T_C = -40^\circ\text{C}$ )	$I_{GT}$	— —	40 75	mA
Gate Trigger Voltage (Continuous dc) ( $V_D = 7.0 \text{ Vdc}$ , gate open) ( $V_D = 7.0 \text{ Vdc}$ , $R_L = 100 \Omega$ , $T_C = -40^\circ\text{C}$ ) ( $V_D = \text{Rated } V_{DRM}$ , $R_L = 100 \Omega$ , $T_J = 100^\circ\text{C}$ )	$V_{GT}$	— — 0.2	1.5 2.5 —	Volts
Peak On-State Voltage (Pulse Width = 1.0 ms max, duty cycle $\leq 1\%$ ) ( $I_{TM} = 20 \text{ A}$ ) ( $I_{TM} = 41 \text{ A}$ )	$V_{TM}$	— —	1.5 1.7	Volts
Holding Current ( $V_D = 7.0 \text{ Vdc}$ , gate open) ( $V_D = 7.0 \text{ Vdc}$ , gate open, $T_C = -40^\circ\text{C}$ )	$I_H$	— —	50 90	mA
Gate Controlled Turn-On Time ( $t_d + t_r$ ) ( $I_{TM} = 20 \text{ A}$ , $I_{GT} = 40 \text{ mA}$ , $V_D = \text{Rated } V_{DRM}$ )	$t_{gt}$	Typical 1.0		$\mu\text{s}$
Circuit Commutated Turn-Off Time ( $I_{TM} = 10 \text{ A}$ , $I_R = 10 \text{ A}$ ) ( $I_{TM} = 10 \text{ A}$ , $I_R = 10 \text{ A}$ , $T_J = 100^\circ\text{C}$ ) ( $V_D = V_{DRM} = \text{rated voltage}$ ) ( $dv/dt = 30 \text{ V}/\mu\text{s}$ )	$t_q$	20 30		$\mu\text{s}$
Critical Rate of Rise of Off-State Voltage ( $V_D = \text{Rated } V_{DRM}$ , Exponential Wave Form, Gate open, $T_J = 100^\circ\text{C}$ )	$dv/dt$		50	$\text{V}/\mu\text{s}$

(1)  $V_{DRM}$  for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. These devices should not be tested with a constant current source for forward or reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.

## EFFECT OF TEMPERATURE UPON TYPICAL TRIGGER CHARACTERISTICS

FIGURE 1 — GATE TRIGGER CURRENT





FIGURE 2 — GATE TRIGGER VOLTAGE



## MAXIMUM ALLOWABLE NON-REPETITIVE SURGE CURRENT

FIGURE 3 - 60 Hz SURGES




FIGURE 4 - SUB-CYCLE SURGES




FIGURE 5 - GATE TRIGGER CHARACTERISTICS





FIGURE 6 - EFFECT OF TEMPERATURE ON TYPICAL HOLDING CURRENT



# DERATING AND DISSIPATION FOR RESISTIVE AND INDUCTIVE LOADS ( $f = 60$ to $400$ Hz, SINE WAVE)

FIGURE 7 – AVERAGE CURRENT DERATING




FIGURE 8 – ON-STATE POWER DISSIPATION




FIGURE 9 – ON-STATE CHARACTERISTICS




FIGURE 10 – TYPICAL THERMAL RESISTANCE OF PLATES





FIGURE 11 – MOUNTING DETAILS FOR PRESSFIT THYRISTORS



The hole edge must be chamfered as shown to prevent shearing off the knurled edge of the rectifier during press-in. The pressing force should be applied evenly on the shoulder ring to avoid tilting or canting of the rectifier case in the hole during the pressing operation. Also, the use of a thermal joint compound will be of considerable aid. The pressing force will vary from 250 to 1000 pounds, depending upon the heat sink material. Recommended hardnesses are: copper — less than 50 on the Rockwell F scale; aluminum — less than 65 on the Brinell scale. A heat sink as thin as 1/8" may be used, but the interface thermal resistance will increase in proportion to the reduction of contact area. A thin chassis requires the addition of a back-up plate.

# MCR3835-1 thru MCR3835-10 MCR3935-1 thru MCR3935-10



**MOTOROLA**

## REVERSE BLOCKING TRIODE THYRISTOR

... designed for industrial and consumer applications such as power supplies, battery chargers, temperature, motor, light and welder controls.

- Economical for a Wide Range of Uses
- High Surge Current —  $I_{TSM} = 350$  Amp
- Low Forward "On" Voltage — 1.2 V (Typ) @  $I_{TM} = 35$  Amp
- Practical Level Triggering and Holding Characteristics — 10 mA (Typ) @  $T_C = 25^\circ\text{C}$
- Rugged Construction in Either Pressfit or Stud Package
- Glass Passivated Junctions for Maximum Reliability

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Forward and Reverse Blocking Voltage	$V_{DRM(1)}$ $V_{RRM}$	25 50 100 200 300 400 500 600 700 800	Volts
Peak Non-Repetitive Reverse Blocking Voltage ( $t \leq 5.0$ ms)	$V_{RSM}$	35 75 150 300 400 500 600 700 800 900	Volts
Forward Current RMS	$I_T(\text{RMS})$	35	Amp
Peak Surge Current (One cycle, 60 Hz) ( $T_J = -40$ to $+100^\circ\text{C}$ )	$I_{TSM}$	350	Amp
Circuit Fusing ( $T_J = -40$ to $+100^\circ\text{C}$ ) ( $t = 1.0$ to $8.3$ ms)	$I^2t$	510	$\text{A}^2\text{s}$
Peak Gate Power	$P_{GFM}$	5.0	Watts
Average Gate Power	$P_{GF(AV)}$	0.5	Watt
Peak Forward Gate Current	$I_{GFM}$	2.0	Amp
Peak Gate Voltage — Forward Reverse	$V_{GFM}$ $V_{GRM}$	10 10	Volts
Operating Junction Temperature Range	$T_J$	$-40$ to $+100$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-40$ to $+150$	$^\circ\text{C}$
Stud Torque	—	30	in. lb.
<b>THERMAL CHARACTERISTICS</b>			
Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.2	$^\circ\text{C/W}$
MCR3835		1.3	
MCR3935			

- (1)  $V_{DRM}$  and  $V_{RRM}$  for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices shall not have a positive bias applied to the gate concurrently with a negative potential on the anode.

## SILICON CONTROLLED RECTIFIER


35 AMPERES RMS  
25–800 VOLTS



CASE 174-03  
MCR3835 Series




CASE 175-02  
MCR3935 Series



CASE 174-03

DIM	MIN	MAX	MIN	MAX
A	12.73	12.83	0.501	0.508
B	11.81	12.08	0.465	0.475
C	3.29	9.85	0.129	0.390
E	2.54	—	0.100	—
F	0.89	2.16	0.035	0.085
J	2.04	2.48	0.080	0.097
K	—	20.32	—	0.800
N	—	12.95	—	0.510
Q	1.95	4.06	0.065	0.160

STYLE 1  
1. GATE  
2. CATHODE  
3. ANODE



CASE 175-02

DIM	MIN	MAX	MIN	MAX
A	15.24	15.50	0.604	0.614
B	14.90	14.20	0.585	0.559
C	20.10	24.11	0.811	0.950
E	0.89	2.15	0.035	0.085
H	—	2.29 REF	—	0.090 REF
J	10.67	11.56	0.420	0.455
K	0.78	10.54	0.305	0.415
L	6.89	7.75	0.272	0.305
Q	1.95	4.06	0.065	0.160
R	1.65 REF	—	0.065 REF	—
T	12.70	12.83	0.500	0.505

STYLE 1  
1. CATHODE  
2. GATE  
3. STUD ANODE

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Current ( $V_D = \text{Rated } V_{DRM}$ , with gate open, $T_J = 100^\circ\text{C}$ )	$I_{DRM}$	—	1.0	5.0	mA
Peak Reverse Blocking Current ( $V_R = \text{Rated } V_{RRM}$ , with gate open, $T_J = 100^\circ\text{C}$ )	$I_{RRM}$	—	1.0	5.0	mA
Forward "On" Voltage ( $I_{TM} = 35 \text{ A Peak}$ )	$V_{TM}$	—	1.2	1.5	Volts
Gate Trigger Current (Continuous dc) ( $V_D = 7.0 \text{ V}$ , $R_L = 100 \Omega$ )	$I_{GT}$	—	10	40	mA
Gate Trigger Voltage (Continuous dc) ( $V_D = 7.0 \text{ V}$ , $R_L = 100 \Omega$ ) ( $V_D = \text{Rated } V_{DRM}$ , $R_L = 100 \Omega$ , $T_J = 100^\circ\text{C}$ )	$V_{GT}$	— 0.2	0.7 —	1.5 —	Volts
Holding Current ( $V_D = 7.0 \text{ V}$ , gate open)	$I_H$	—	10	50	mA
Turn-On Time ( $t_d + t_r$ ) ( $I_{TM} = 35 \text{ Adc}$ , $I_{GT} = 40 \text{ mAdc}$ )	$t_{on}$	—	1.0	—	$\mu\text{s}$
Turn-Off Time ( $I_{TM} = 10 \text{ A}$ , $I_R = 10 \text{ A}$ ) ( $I_{TM} = 10 \text{ A}$ , $I_R = 10 \text{ A}$ , $T_J = 100^\circ\text{C}$ )	$t_q$	— —	20 30	— —	$\mu\text{s}$
Forward Voltage Application Rate ( $V_D = \text{Rated } V_{DRM}$ , $T_J = 100^\circ\text{C}$ )	$dv/dt$	—	50	—	$\text{V}/\mu\text{s}$

(1)  $V_{DRM}$  for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices should not be tested with a constant current source for forward or reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.

FIGURE 1 — CURRENT DERATING




FIGURE 2 — TYPICAL POWER DISSIPATION




FIGURE 3 — TYPICAL GATE TRIGGER CURRENT





FIGURE 4 — TYPICAL GATE TRIGGER VOLTAGE







MT1  MT2

## PLASTIC SIDAC HIGH VOLTAGE BILATERAL TRIGGER — HIGH VOLTAGE TRIGGERS

... designed for direct interface with the ac power line. Upon reaching the breakover voltage in each direction, the device switches from a blocking state to a low voltage on-state. Conduction will continue like an SCR until the main terminal current drops below the holding current. The plastic axial lead package provides high pulse current capability at low cost. Glass passivation insures reliable operation. Applications are:

- High Pressure Sodium Vapor Lighting
- Strokes and Flashers
- Ignitors
- High Voltage Regulators
- Line Transient Clippers
- Pulse Generators

## PLASTIC SIDAC HIGH VOLTAGE BILATERAL TRIGGER

1.0 AMPERE RMS  
104 thru 135 VOLTS




Surmetic 50

## MAXIMUM RATINGS

Rating	Symbol	Min	Max	Unit
Repetitive Breakover Voltage	$V_{BO}$			Volts
Off-State Repetitive Voltage	$V_{DRM}$	—	$\pm 90$	Volts
On-State RMS Current (All Conduction Angles)	$I_T(RMS)$	—	1.0	Amps
On-State Surge Current (Nonrepetitive) (60 Hz One Cycle Sine Wave, Peak Value)	$I_{TSM}$	—	20	Amps
Operating Junction Temperature Range	$T_J$	-40	+125	$^{\circ}C$
Storage Temperature Range	$T_{stg}$	-40	+150	$^{\circ}C$
Lead Solder Temperature (Lead Length $\geq 1/16"$ from case, 10 s Max)	—	—	+230	$^{\circ}C$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	—	15	$^{\circ}C/W$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	—	45	$^{\circ}C/W$



STYLE 1:  
PIN 1. MT1  
2. MT2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.40	9.65	0.370	0.380
B	4.83	5.33	0.190	0.210
D	1.22	1.32	0.048	0.052
K	26.97	27.23	1.062	1.072

CASE 267-01

ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$  unless otherwise noted; both directions.)

Characteristic	Symbol	Min	Typ	Max	Unit
Breakover Current (60 Hz Sine Wave)	$I_{(BO)}$	—	—	200	$\mu\text{A}$
Repetitive Peak Off-State Current (60 Hz Sine Wave, $V = V_{DRM}$ )	$I_{DRM}$	—	—	10	$\mu\text{A}$
Repetitive Peak On-State Current ( $T_C = 25^\circ\text{C}$ , Pulse Width = 10 $\mu\text{s}$ , Repetition Frequency, $f = 1.0\text{ KHz}$ )	$I_{TRM}$	—	20	—	Amps
Forward "On" Voltage ( $I_{TM} = 1.0\text{ A peak}$ )	$V_{TM}$	—	1.1	1.5	Volts
Dynamic Holding Current (60 Hz Sine Wave, $R_S = 0.1\text{ K}\Omega$ )	$I_H$	—	—	100	mA
Switching Resistance	$R_S$	0.1	—	—	$\text{k}\Omega$
Maximum Rate of Change of On-State Current	$di/dt$	—	50	—	$\text{A}/\mu\text{s}$

2.3

CURRENT DERATING

FIGURE 1 — MAXIMUM CASE TEMPERATURE




FIGURE 2 — MAXIMUM AMBIENT TEMPERATURE




FIGURE 3 — TYPICAL FORWARD VOLTAGE






FIGURE 4 — POWER DISSIPATION



## THERMAL CHARACTERISTICS

FIGURE 5 — THERMAL RESPONSE



## TYPICAL CHARACTERISTICS

FIGURE 6 — BREAKOVER CURRENT




FIGURE 7 — HOLDING CURRENT





FIGURE 8 — V-1 CHARACTERISTICS





# MOTOROLA

## MK1V240 Series



### PLASTIC SIDAC HIGH VOLTAGE BILATERAL TRIGGER — HIGH VOLTAGE TRIGGERS

... designed for direct interface with the ac power line. Upon reaching the breakover voltage in each direction, the device switches from a blocking state to a low voltage on-state. Conduction will continue like an SCR until the main terminal current drops below the holding current. The plastic axial lead package provides high pulse current capability at low cost. Glass passivation insures reliable operation. Applications are:

- High Pressure Sodium Vapor Lighting
- Strokes and Flashers
- Igniters
- High Voltage Regulators
- Pulse Generators

### PLASTIC SIDAC HIGH VOLTAGE BILATERAL TRIGGER

1.0 AMPERE RMS  
240 thru 270 VOLTS



Surmetic 50  
Plastic Axial


## 2.3

### MAXIMUM RATINGS

Rating	Symbol	Min	Max	Unit
Off-State Repetitive Voltage	$V_{DRM}$	—	$\pm 180$	Volts
On-State Current RMS ( $T_L = 100^\circ\text{C}$ ; $LL = 3/8"$ , 60 Hz Sine Wave Conduction Angle = $180^\circ$ )	$I_{T(RMS)}$	—	1.0	Amps
On-State Surge Current (Nonrepetitive) (60 Hz One Cycle Sine Wave, Peak Value)	$I_{TSM}$	—	20	Amps
Maximum Rate of Change of On-State Current	$di/dt$	—	140	A/ $\mu\text{s}$
Operating Junction Temperature Range	$T_J$	$-40$	$+125$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-40$	$+150$	$^\circ\text{C}$
Lead Solder Temperature (Lead Length $\geq 1/16"$ from Case, 10 Seconds Max)	—	—	$+230$	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit
Thermal Resistance, Junction to Lead ( $LL = 3/8"$ )	$R_{\theta JL}$	—	15	$^\circ\text{C}/\text{W}$



STYLE 1:  
PIN 1: MT1  
2: MT2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.40	9.65	0.370	0.380
B	4.83	5.35	0.190	0.210
D	1.22	1.32	0.048	0.052
K	26.97	27.23	1.062	1.072

CASE 267-01

## ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ unless otherwise noted; both directions.)

Characteristic	Symbol	Min	Typ	Max	Unit
Breakover Voltage	$V_{(BO)}$	220	—	250	Volts
	MK1V240	240	—	270	
	MK1V260	250	—	280	
Breakover Current (60 Hz Sine Wave)	$I_{(BO)}$	—	—	200	$\mu\text{A}$
Repetitive Peak Off-State Current (60 Hz Sine Wave, $V = V_{DRM}$ )	$I_{DRM}$	—	—	10	$\mu\text{A}$
Forward "On" Voltage ( $I_{TM} = 1.0\text{ A peak}$ )	$V_{TM}$	—	1.1	1.5	Volts
Dynamic Holding Current (60 Hz Sine Wave, $R_S = 0.1\text{ k}\Omega$ )	$I_H$	—	—	100	mA
Switching Resistance	$R_S$	0.1	—	—	$\text{k}\Omega$

2.3

## CURRENT DERATING

FIGURE 1 — MAXIMUM LEAD TEMPERATURE




FIGURE 2 — MAXIMUM AMBIENT TEMPERATURE




FIGURE 3 — TYPICAL ON-STATE VOLTAGE






FIGURE 4 — POWER DISSIPATION



## THERMAL CHARACTERISTICS

FIGURE 5 — THERMAL RESPONSE



## TYPICAL CHARACTERISTICS

FIGURE 6 — BREAKOVER VOLTAGE




FIGURE 7 — HOLDING CURRENT




FIGURE 8 — PULSE RATING CURVE





FIGURE 9 — V-I CHARACTERISTICS





**MKP9V120 MKP9V240**  
**MKP9V130 MKP9V260**  
**MKP9V270**



**MOTOROLA**



**PLASTIC SIDAC HIGH VOLTAGE BILATERAL TRIGGER —  
HIGH VOLTAGE TRIGGERS**

... designed for direct interface with the ac power line. Upon reaching the breakover voltage in each direction, the device switches from a blocking state to a low voltage on-state. Conduction will continue like an SCR until the main terminal current drops below the holding current. The plastic axial lead package provides high pulse current capability at low cost. Glass passivation insures reliable operation. Applications are:

- High Pressure Sodium Vapor Lighting
- Strokes and Flashers
- Ignitors
- High Voltage Regulators
- Pulse Generators

**MAXIMUM RATINGS**


Rating	Symbol	MKP9V120 MKP9V130	MKP9V240 MKP9V260 MKP9V270	Unit
Off-State Repetitive Voltage	$V_{DRM}$	$\pm 90$	$\pm 180$	Volts
On-State Current RMS ( $T_L = 80^\circ\text{C}$ , LL = $\frac{3}{16}$ ", conduction angle = 180°, 60 Hz Sine Wave)	$I_T(\text{RMS})$	0.9		Amps
On-State Surge Current (Nonrepetitive) (60 Hz One Cycle Sine Wave, Peak Value)	$I_{TSM}$	4.0		Amps
Maximum Rate of Change of On-State Current	$di/dt$	90		Amps/ $\mu\text{s}$
Operating Junction Temperature Range	$T_J$	-40 to +125		$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-40 to +150		$^\circ\text{C}$
Lead Solder Temperature (Lead Length $\geq 1/16$ " from case, 10 seconds max)	—	230		$^\circ\text{C}$

**THERMAL CHARACTERISTICS**

Characteristic	Symbol	Unit
Thermal Resistance, Junction to Lead LL = $\frac{3}{16}$ "	$R_{\theta JL}$	40 $^\circ\text{C/W}$

**PLASTIC SIDAC  
HIGH VOLTAGE BILATERAL  
TRIGGER**

**0.9 AMPERE RMS  
120 TO 130 VOLTS  
240 TO 270 VOLTS**



**NOTES:**





1. ALL RULES AND NOTES ASSOCIATED WITH JEDEC DO-41 OUTLINE SHALL APPLY.
2. POLARITY DENOTED BY CATHODE BAND.
3. LEAD DIAMETER NOT CONTROLLED WITHIN "F" DIMENSION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.97	6.60	0.235	0.260
B	2.79	3.05	0.110	0.120
D	0.76	0.86	0.030	0.034
K	27.94	—	1.100	—

**CASE 59-04**


**ELECTRICAL CHARACTERISTICS** ( $T_J = 25^\circ\text{C}$  unless otherwise noted; both directions)

Characteristic	Symbol	Min	Typ	Max	Unit
Breakover Voltage	$V_{BO}$				
MKP9V120		110	—	125	Volts
MKP9V130		120	—	135	Volts
MKP9V240		220	—	250	Volts
MKP9V260		240	—	270	Volts
MKP9V270		250	—	280	Volts
Repetitive Peak Off-State Current (60 Hz Sine Wave, $V = V_{DRM}$ ) $T_J = 125^\circ\text{C}$	$I_{DRM}$	—	—	5.0 50	$\mu\text{A}$ $\mu\text{A}$
Forward "On" Voltage ( $I_T = 1.0\text{ A}$ )	$V_{TH}$		1.3	1.5	Volts
Dynamic Holding Current (60 Hz Sine Wave)	$I_H$	—	—	100	mA
Switching Resistance	$R_S$	0.1	—	—	k $\Omega$
Breakover Current (60 Hz Sine Wave)	$I_{BO}$			200	$\mu\text{A}$

**FIGURE 1 — MAXIMUM LEAD TEMPERATURE**

**FIGURE 2 — MAXIMUM AMBIENT TEMPERATURE**

**FIGURE 3 — TYPICAL ON-STATE VOLTAGE**

**FIGURE 4 — POWER DISSIPATION**


# THERMAL CHARACTERISTICS

FIGURE 5 — THERMAL RESPONSE



2.3

# TYPICAL CHARACTERISTICS

FIGURE 6 — BREAKOVER VOLTAGE




FIGURE 7 — HOLDING CURRENT




FIGURE 8 — PULSE RATING CURVE





FIGURE 9 — V-I CHARACTERISTICS





# MOTOROLA

# MOC633A MOC634A MOC635A MOC640A MOC641A

## Specifications and Applications Information

### OPTICALLY ISOLATED TRIAC DRIVER

VDE approved per Component Standard 0833/6.80, Equipment Standard 0860, internal thickness through insulation 0.4 mm, and all equipment standards with similar or lower requirements.

These devices consist of a gallium-arsenide infrared emitting diode, optically coupled to a silicon bilateral switch. They are designed for applications requiring isolated zero and non-zero crossing triac triggering.

- VDE Approved Per Test Certificate Number 22762
- UL Recognized File Number E54915
- Output Driver Designed for Up to 240 Vac Line
- $V_{ISO}$  Isolation Voltage of 7500 V Peak
- Standard 6-Pin Plastic DIP
- Zero Voltage Crossing — MOC640A, MOC641A
- Phase Controllable — MOC633A, MOC634A, MOC635A

### MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
<b>INFRARED EMITTING DIODE MAXIMUM RATINGS</b>			
Reverse Voltage	$V_R$	3.0	Volts
Forward Current — Continuous	$I_F$	60	mA
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Negligible Power in Triac Driver Derate above $25^\circ\text{C}$	$P_D$	100	mW
		1.33	mW/ $^\circ\text{C}$

### OUTPUT DRIVER MAXIMUM RATINGS


Off-State Output Terminal Voltage	$V_{DRM}$	400	Volts
On-State RMS Current (Full Cycle, 50 to 60 Hz)	$I_{T(RMS)}$	100 50	mA
Peak Nonrepetitive Surge Current (PW = 10 ms, DC = 10%)	$I_{TSM}$	1.2	A
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	300 4.0	mW mW/ $^\circ\text{C}$

### TOTAL DEVICE MAXIMUM RATINGS

Isolation Surge Voltage* (Peak ac Voltage, 60 Hz, 5 Second Duration)	$V_{ISO}$	7500	Vac
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	330 4.4	mW mW/ $^\circ\text{C}$
Junction Temperature Range	$T_J$	-55 to +100	$^\circ\text{C}$
Ambient Operating Temperature Range	$T_A$	-55 to +70	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-55 to +150	$^\circ\text{C}$
Soldering Temperature (10 s)		260	$^\circ\text{C}$

\*Isolation surge voltage,  $V_{ISO}$ , is an internal device dielectric breakdown rating

### COUPLER SCHEMATICS




VDE APPROVED  
OPTO  
COUPLER/ISOLATOR

TRIAC DRIVER OUTPUT

400 VOLTS



# 2.3



### NOTES:

1. DIMENSIONS A AND B ARE DATUMS.
2. -T- IS SEATING PLANE
3. POSITIONAL TOLERANCES FOR LEADS:  
 $\text{M} \begin{pmatrix} \text{C} \end{pmatrix} 0.13 \begin{pmatrix} 0.005 \end{pmatrix} \begin{pmatrix} \text{M} \end{pmatrix} \begin{pmatrix} \text{T} \end{pmatrix} \begin{pmatrix} \text{A} \end{pmatrix} \begin{pmatrix} \text{B} \end{pmatrix}$
4. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
5. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.13	8.89	0.320	0.350
B	6.10	6.60	0.240	0.260
C	2.92	5.08	0.115	0.200
D	0.41	0.51	0.016	0.020
F	1.02	1.78	0.040	0.070
G	2.54 BSC		0.100 BSC	
J	0.20	0.30	0.008	0.012
K	2.54	3.81	0.100	0.150
L	7.62 BSC		0.300 BSC	
M	0.0	15.0	0.0	15.0
N	0.38	2.54	0.015	0.100
P	1.27	2.03	0.050	0.080

CASE 730A-01

ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>LED CHARACTERISTICS</b>					
Reverse Leakage Current ( $V_R = 3.0\text{ V}$ )	$I_R$	—	0.05	100	$\mu\text{A}$
Forward Voltage ( $I_F = 10\text{ mA}$ )	$V_F$	—	1.2	1.5	Volts

DETECTOR CHARACTERISTICS ( $I_F = 0$  unless otherwise noted)

Peak Blocking Current, Either Direction (Rated $V_{DRM}$ , Note 1)	MOC633A/634A/635A MOC640A/641A	$I_{DRM}$	—	10 2.0	100 100	nA
Peak On-State Voltage, Either Direction ( $I_{TM} = 100\text{ mA Peak}$ )	MOC633A/634A/635A MOC640A/641A	$V_{TM}$	—	2.5 1.8	3.0 3.0	Volts
Critical Rate of Rise of Off-State Voltage, $T_A = 70^\circ\text{C}$	MOC633A/634A/635A MOC640A/641A	$dv/dt$	—	10 1000	—	$\text{V}/\mu\text{s}$

## COUPLED CHARACTERISTICS

LED Trigger Current, Current Required to Latch Output (Main Terminal Voltage = 3.0 V, Note 2)	MOC633A/640A MOC634A/641A MOC635A	$I_{FT}$	—	15 8.0 5.0	30 15 10	mA
Holding Current, Either Direction	MOC633A/634A/635A MOC640A/641A	$I_H$	—	100 200	—	$\mu\text{A}$

## ZERO CROSSING CHARACTERISTICS — MOC640A/641A

Inhibit Voltage ( $I_F = \text{Rated } I_{FT}$ , MT1-MT2 Voltage above which device will not trigger.)	$V_{IH}$	—	15	40	Volts
Leakage in Inhibited State ( $I_F = \text{Rated } I_{FT}$ , Rated $V_{DRM}$ , Off State)	$I_{DRM2}$	—	100	300	$\mu\text{A}$

Note 1: Test voltage must be applied within  $dv/dt$  rating.

Note 2: All devices are guaranteed to trigger at an  $I_F$  value less than or equal to max  $I_{FT}$ . Therefore, recommended operating  $I_F$  lies between max  $I_{FT}$  and absolute max  $I_F$  (60 mA).

## TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 — ON-STATE CHARACTERISTICS





FIGURE 2 — TRIGGER CURRENT versus TEMPERATURE



## VDE TESTING INFORMATION

These optocouplers have been approved by VDE per Test Certificate NR22762 to Component Standard VDE0883/6.80 and Equipment Standards VDE0860/8.81 and IEC65, and to all VDE Standards of Electric and Electronic Equipment with similar or lower requirements.

The 0.4 mm separation between internal conductors is accomplished by reinforced insulation for Insulation Group C and Safety Class I and II equipment per VDE0110 and VDE0110B/2.79.

## VDE RATINGS

Rating	Symbol	Value	Unit
Ambient Operating Temperature Range	$T_A$	-55 to +100	°C
Storage Temperature Range	$T_{stg}$	-55 to +150	°C
Climatic Test Class		55/100/21	
DC Isolation Voltage at 100°C for 1 Minute	$V_{ISO(pk)}$	4.4	kVdc
Nominal Operating Isolation Voltage for Isolation Group C According to VDE0110B	$V_{ISO(nom)}$	500 600	Vac Vdc
Isolation Creepage Path (Figures 3 and 4)	$L_{ICP}$	8.5 Min	mm
Isolation Clearance (Figure 5)	$L_{ICL}$	7.9 Min	mm
Internal Thickness Through Insulation		0.4 Min	mm
Creepage Current Stability of Insulation According to VDE303 Part 1/10.76	Overmold Undermold	KB100 Min. KB600 Min.	— —
Surge Isolation Voltage According to IEC65 or VDE0860/8.81	50 Discharges of 10 kV charged 1 nF 12 Discharges Max at 1 Minute		

## ENVIRONMENTAL TEST

Environment Test Per VDE0883	Kind of Test	Application	Condition	Duration
Solderability Per DIN 40046 Part 18 or IEC 68-2-20	Ta1 Tb1	Solder Bath Solder Iron 3 mm TIP	260°C 260°C	5 ± 1 sec 5 ± 1 sec
Temperature Cycling Per DIN 40046 Part 14 or IEC 68-2-18	Na	5 Cycles	-55°C/+100°C	Dwell 3 Hrs Transfer 3 Min
Dry Heat Per DIN 40046 Part 4 or IEC 68-2-2	Ba		100°C	16 Hrs
Humid Heat Cycling Per DIN 40046 Part 31 or IEC 68-2-30	Db	6 Cycles	25°C/40°C RH 95%	Dwell 6 Hrs
Cold Per DIN 40046 Part 3 or IEC 68-2-1	Aa		-55°C	16 Hrs
Humid Heat (Long Term) Per DIN 40046 Part 5 or IEC 68-2-3	Ca		40°C RH 95%	21 Days
Vibration Per DIN 40046 Part 8 or IEC 68-2-6	Fc		55 Hz — 2 kHz 10 g	90 Min

## ISOLATION CREEPAGE PATH

Denotes the shortest path between two conductive parts measured along the surface of the insulation, i.e., on the optocouplers, it is the shortest distance on the surface of the package between the input and output leads. On the circuit board in which the coupler is mounted, it is the shortest distance across the surface on the board between the solder eyes of the coupler input/output leads. Coupler and circuit board creepage path have to meet the minimum

specified distances for the individual VDE equipment norms. (See application section.)

## CLEARANCE

Denotes the shortest distance between two conductive parts or between a conductive part and the bonding surface of the equipment, measured through air. (See application sections.)




FIGURE 3  
Topside Creepage Path  $L_{ICP-A}$  = 8.5 mm Minimum  
Underside Creepage Path  $L_{ICP-B}$  = 8.5 mm Minimum




FIGURE 4




FIGURE 5

Clearance  $L_{ICL}$  = 7.9 mm Minimum as Supplied



## APPLICATION OF THE MOTOROLA VDE OPTOCOUPPLERS

The VDE approval of the Motorola Optocoupler Family is of great importance since VDE follows the wide spread safety recommendations of the International Electrotechnical Commission (IEC) which is accepted and adopted by many European and other countries. The intent of these safety standards is to prevent injury or damage due to electrical shock, fire, energy — mechanical — heat — radiation and chemical hazards. The IEC recommendations provide an ever increasing unifying control over most national standards worldwide. The US and Canada have similar standards and there is a trend to harmonize their standards with the IEC recommendations. This short application note is able to mention only some VDE/IEC equipment safety standards whose primary objective is to enable designers to realize safety requirements at an early design stage and build them into the equipment while incorporating the relevant requirements of these standards.

### CIRCUIT BOARD LAYOUT DESIGN RULES


The most demanding and stringent safety requirements are on interfaces between a safety low-voltage circuit [SELV] and a hazardous voltage (240 V power line). The requirements for creepage path and clearance dimensioning are different for each individual equipment norm and also depend on the isolation group and safety class of the equipment and the circuit boards resistance to tracking. Isolation materials are classified for their resistance to tracking creepage current stability from  $KB 100$  to  $KB \leq 600$  (see VDE 303). On circuit board materials with a low KB value, the creepage path distance requirements are higher than for materials with a high KB value. In the following examples we therefore show creepage path dimensions for KB 100, the lowest value which is easily met by most circuit board materials.

The least stringent requirements on optocouplers, as well as printboard layouts, are within and between SELV or ELV loops or circuits. (ELV = Electrical Low Voltage which does not meet the safety low voltage requirements.)

In studying the individual equipment norms, the designer will discover that optocouplers are not mentioned in most of these norms. He has to use the requirements for transformers or potted components instead.


Spacing requirements between two live tracks on a PC board within a low or high voltage loop (circuit) should generally meet the VDE requirements for minimum clearance and creepage path dimensions. If they do not, the circuit has to show some sort of current limiting (fuse, high-impedance, etc.) which prevents fire hazard due to an eventual short or sparkover between the two tracks. The VDE testing institute will conduct, in this case, a shorting test and a tracking test (arcing). See VDE 804. Classical cases are rectifiers, thyristors, high-voltage transistors which, sometimes due to their close pinout, might not meet the VDE equipment requirements at a certain voltage.

FIGURE 6






2, 3, 4, 5 — Clearance and creepage path may be smaller than VDE min requirements but must meet fire hazard requirements due to short and arcing between the tracks. There shall be no flames or explosion during the test

FIGURE 7




## COUPLER MOUNTING ON A CIRCUIT BOARD

### Clearance and Creepage Path Between Input and Output for Optocouplers on a PC Board



VDE equipment norms demanding longer creepage path than  $0.22''/5.6 \text{ mm}$  can be accomplished by a slit in the PC board between the coupler input and output solder eyes of  $2.0 \text{ mm}$  width

Input/Output Leads —  $L = 0.3''/7.62 \text{ mm}$   
 Clearance on PC Boards —  $0.22''/5.6 \text{ mm}$  Min  
 Creepage Path on PC Board —  $0.31''/8.0 \text{ mm}$  Min



If a clearance of  $0.23''/6.0 \text{ mm}$  and a creepage path of minimum  $8.0 \text{ mm}$  is required, this is a possible solution

Slit —  $0.5''/12.7 \text{ mm}$  long,  $2.0 \text{ mm}$  wide  
 PC Board Thickness —  $1.5 \text{ mm}$   
 Clearance —  $6.0 \text{ mm}$  Min  
 Creepage Path —  $8.0 \text{ mm}$  Min

Where the equipment norms demand a clearance and creepage path of  $8.0 \text{ mm}$  Min, the coupler input and output leads should be bent to  $0.4''/10.16 \text{ mm}$  and the printboard layout should be as shown

Safety Coupler Mounting with Spacing —  $L = 0.4''/10.16 \text{ mm}$   
 Clearance on PC Board —  $0.322''/8.2 \text{ mm}$   
 Creepage Path on PC Board —  $0.322''/8.2 \text{ mm}$

## PRINTED CIRCUIT BOARD LAYOUT FOR SELV-POWER INTERFACES

The circuit board layout examples shown here are dimensioned so that they provide a safe electrical isolation between metal parts carrying line voltage (called Power Interface) and conductors connected to a SELV circuit.

The required thickness through insulation for the optocoupler can be found in the individual VDE equipment norms. (See examples for safety applications of the MOC600A family at the end of this article.)

Many Class I equipment norms permit the use of parts (modules, PC boards) which meet the Safety Class II dimension and isolation requirements. This enables the designer to take advantage of the less complex and space demanding design of the Class II PC board layout also in Class I classified equipment.

### Optocoupler Mounting on PC Boards for Safety Class I

SELV transformers for Class I equipment have a Faraday shield which is connected to earth ground between primary and secondary windings. This is not applicable to optocouplers, but creepage path and clearance requirements from safety Class II can be applied. Class I also demands an earth ground track on the circuit board between SELV — and power circuit. Applying the Class I rules, this earth

ground track should be between the coupler input and output. However, this can not be done without violating the minimum creepage path and clearance requirements. A possible solution is shown on Figure 14 and Figure 15.

The earth ground track itself has to show a minimum distance to the equipment body (i.e., frame, circuit board enclosure) or to any inactive, active or hazardous track on the circuit board. According to many VDE equipment norms, this creepage path distance for 250 V Max is 4.0 mm. A mechanically unsecured circuit board which can be plugged in and out without a tool and is electrically connected through a standard PC board connector, has to show an isolation of the earth ground track to Class II, which is 8.0 mm. This is because a standard PC connector, as shown in Figure 14, does not guarantee earthing contact before there is termination of the life 220 V tracks on the circuit board when plugged in. Another reason for increased spacing is when the circuit board metal enclosure is not securely earth grounded. This is the case when the connection is done with the PC module mounting screws through lacquer or oxide layers to a grounded rack or frame. (See Figure 15.) PC board designs per Figures 14 and 15 account for these possibilities and therefore show dimensions M, N and A, B and D as 8.0 mm instead of 4.0 mm.

FIGURE 12 — OPTOCOUPLER MOUNTING ON PC BOARDS FOR SAFETY CLASS II WITH CREEPAGE PATH AND CLEARANCE




FIGURE 13 — OPTOCOUPLER MOUNTING ON PC BOARDS FOR SAFETY CLASS II WITH CLEARANCE




FIGURE 14 — OPTOCOUPLER MOUNTING ON PC BOARD  
ACCORDING TO SAFETY CLASS I WITH ONLY ONE PC  
BOARD PLUG CONNECTION





FIGURE 15 — OPTOCOUPLER MOUNTING ON PC BOARD  
ACCORDING TO SAFETY CLASS I WITH ONE PLUG-  
CONNECTION FOR THE SELV-CONTROL CIRCUIT AND  
ONE SCREW-CONNECTION FOR THE POWER-INTERFACE



## EXAMPLES FOR SAFETY APPLICATIONS OF THE MOC600A FAMILY

The VDE approval of the MOC600A family covers many VDE standards for electrical and electronic equipment.

### EXAMPLE 1.

VDE Specifications for the electrical equipment of manufacturing and processing machines with rated voltage up to 1000 V (individual controls) VDE 0113/12.73 and IEC 204

Subclause 4.1.1  
Clearances 8.0 mm  
Creepage Distance 8.0 mm

Clause 15  
Isolation Resistance 1.0 M $\Omega$   
Isolation Voltage 1.5 kVac

### EXAMPLE 2.

Requirements for electrical trains. VDE 0115/3.65 and VDE 0115A/8.75

Clause 15  
Isolation Voltage 2.5 kVac for the VDE 0115-Isolation Group D  
Subclause 15A according VDE 110  
Clearance 8.0 mm  
Creepage Distance 8.0 mm

### EXAMPLE 3.

VDE Specifications for the electrical equipment of electrical power installations with electronic devices.

VDE 0160 Part 1/7.71 and VDE 0160 Part 1B/5.76  
Clause 13  
Subclause 13B and Subclause 24D  
Isolation Resistance 1 M $\Omega$   
Clause 14 and Subclause 28C  
Clearances 8.0 mm  
Creepage Distances 8.0 mm  
Clause 24  
Isolation Voltage 2.7 kVac at 1 minute for the nominal —  
Operation Isolation Voltage or Working Isolation Voltage of  $V_{ISO(nom)} = 250$  Vac or 300 Vdc

### EXAMPLE 4.

VDE 160 Part 2/10.75  
Subclause 3.10 and 3.11  
Clearance 8.0 mm  
Creepage Distance 8.0 mm  
Subclause 3.10 and 4.4  
Isolation Voltage 3.6 kVdc at 1 minute = for  $V_{ISO(nom)} = 500$  Vac or 600 Vdc  
Isolation Resistance 1.0 M $\Omega$

### EXAMPLE 5.

Specifications for telecommunications apparatus including data processing equipments

VDE 0804/5.72 and VDE 0804/2.80  
Clause 9  
Clearance 8.0 mm  
Creepage Distance 8.0 mm  
Clause 14  
Isolation Voltage 2.5 kVac at 1 minute for  $V_{ISO(nom)} = 250$  Vac  
Clause 18  
Subclause 18C

Isolation Voltage 2.5 kVac at 1 minute for  $V_{ISO(nom)} = 250$  Vac  
Subclause 18D  
Isolation Resistance 2.0 M $\Omega$

### EXAMPLE 6.

Electric signal systems for railroads

VDE 0831/2.80  
Clause 4.5 according VDE 110  
Clearances 8.0 mm  
Creepage Distance 8.0 mm  
Clause 4.5 and Subclause 5.9.3  
Isolation Voltage 2.0 kVac at 1 minute for  $V_{ISO(nom)} = 250$  Vac

### EXAMPLE 7.

Road traffic signal systems

VDE 832/7.81  
Subclause 5.2 and 9.2.4  
Isolation Voltage according VDE 804 Subclause 14, 2.5 kVac at 1 minute for  $V_{ISO(nom)} = 250$  Vac  
Subclause 9.2 according VDE 110  
Clearances 8.0 mm  
Creepage Distance 8.0 mm  
Subclause 9.2.1 according VDE 804

### EXAMPLE 8.

Jeopardy alarm systems for fire, hold-up and intrusion general requirements

VDE 0833 Part 1/11.78 and VDE 0833 Part 1A/3.80  
Subclause 4.1 according VDE 804  
Isolation Voltage 2.5 kVac at 1 minute for  $V_{ISO(nom)} = 250$  Vac  
Isolation Resistance 2.0 M $\Omega$  at 1 minute  
Clearance 8.0 mm  
Creepage Distance 8.0 mm

### EXAMPLE 9.

Safety requirements for mains operated electronic and related apparatus for household and similar use (Radio, TV, Electronic Organs):

VDE 0860/8.81 and IEC 65, 4 Edition 1976 inclusive amendments 12B (co) 133/134/135/138/139  
Clause 10  
Subclause 10.1 and Figure 7A  
Surge Isolation Voltage  
50 Discharges of 10 kV charged 1.0 nF  
12 Discharges Max at 1 minute  
Subclause 10.3 and Figures 15:  
Isolation Resistance higher than 4 M $\Omega$   
Isolation voltage higher 4240 Vdc at 1 minute and at  $T_A = 100$  degrees Celsius  
Subclause 9.3.8  
Minimum thickness through isolation 0.4 mm  
Subclause 9.3.4 and 9.3.5 and 4.3.1 and Table 2 and Clause 13 and Figure 13:  
Clearances and creepage distance higher than 6.0 mm at 354 V Curve B



**MOTOROLA**

**MOC3030  
MOC3031**


# **ZERO VOLTAGE CROSSING OPTICALLY ISOLATED TRIAC DRIVER**

This device consists of a gallium arsenide infrared emitting diode optically coupled to a monolithic silicon detector performing the function of a Zero Voltage crossing bilateral triac driver.

They are designed for use with a triac in the interface of logic systems to equipment powered from 115 Vac lines, such as teletypewriters, CRTs, printers, motors, solenoids and consumer appliances, etc.

- Simplifies Logic Control of 110 Vac Power
- Zero Voltage Crossing
- High Breakdown Voltage:  $V_{DRM} = 250$  V Min
- High Isolation Voltage:  $V_{ISO} = 7500$  V Min
- Small, Economical, 6-Pin DIP Package
- Same Pin Configuration as MOC3010/3011
- UL Recognized, File No. E54915
- $dv/dt$  of 100 V/ $\mu$ s Typ

## **OPTO COUPLER ZERO CROSSING TRIAC DRIVER**



**2.3**

### **MAXIMUM RATINGS** ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
<b>INFRARED EMITTING DIODE MAXIMUM RATINGS</b>			
Reverse Voltage	$V_R$	3.0	Volts
Forward Current — Continuous	$I_F$	50	mA
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Negligible Power in Output Driver Derate above $25^\circ\text{C}$	$P_D$	120 1.33	mW mW/ $^\circ\text{C}$



### **OUTPUT DRIVER MAXIMUM RATINGS**

Off-State Output Terminal Voltage	$V_{DRM}$	250	Volts
On-State RMS Current $T_A = 25^\circ\text{C}$ (Full Cycle, 50 to 60 Hz) $T_A = 85^\circ\text{C}$	$I_T(\text{RMS})$	100 50	mA mA
Peak Nonrepetitive Surge Current (PW = 10 ms)	$I_{TSM}$	1.2	A
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	300 4.0	mW mW/ $^\circ\text{C}$

### **TOTAL DEVICE MAXIMUM RATINGS**

Isolation Surge Voltage (1) (Peak ac Voltage, 60 Hz, 5 Second Duration)	$V_{ISO}$	7500	Vac
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	330 4.4	mW mW/ $^\circ\text{C}$
Junction Temperature Range	$T_J$	-40 to +100	$^\circ\text{C}$
Ambient Operating Temperature Range	$T_A$	-40 to +85	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-40 to +150	$^\circ\text{C}$
Soldering Temperature (10 s)	—	260	$^\circ\text{C}$

(1) Isolation surge voltage,  $V_{ISO}$ , is an internal device dielectric breakdown rating.




	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	8.13	8.89	0.320	0.350
B	1.27	2.03	0.050	0.080
C	2.92	5.08	0.115	0.200
D	0.41	0.51	0.016	0.020
F	1.02	1.78	0.040	0.070
G	2.54	BSC	0.100	BSC
H	1.02	2.16	0.040	0.085
J	0.20	0.30	0.008	0.012
K	2.84	3.81	0.100	0.150
L	7.62	BSC	0.300	BSC
N	0°	15°	0°	15°
O	0.38	2.54	0.015	0.100
P	0.81	0.97	0.032	0.038
R	6.10	6.60	0.240	0.260

STYLE 6:  
PIN 1. ANODE  
2. CATHODE  
3. NC  
4. MAIN TERMINAL  
5. SUBSTRATE  
6. MAIN TERMINAL

CASE 730-01

### **COUPLER SCHEMATIC**





ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>LED CHARACTERISTICS</b>					
Reverse Leakage Current ( $V_R = 3.0\text{ V}$ )	$I_R$	—	0.05	100	$\mu\text{A}$
Forward Voltage ( $I_F = 30\text{ mA}$ )	$V_F$	—	1.3	1.5	Volts
<b>DETECTOR CHARACTERISTICS</b> ( $I_F = 0$ unless otherwise noted)					
Peak Blocking Current, Either Direction (Rated $V_{DRM}$ , Note 1)	$I_{DRM}$	—	10	100	nA
Peak On-State Voltage, Either Direction ( $I_{TM} = 100\text{ mA Peak}$ )	$V_{TM}$	—	1.8	3.0	Volts
Critical Rate of Rise of Off-State Voltage	$dv/dt$	—	100	—	$\text{V}/\mu\text{s}$

## COUPLED CHARACTERISTICS

LED Trigger Current, Current Required to Latch Output (Main Terminal Voltage = 3.0 V, Note 2)	MOC3030 MOC3031	$I_{FT}$	—	—	30 15	mA
Holding Current, Either Direction		$I_H$	—	100	—	$\mu\text{A}$

## ZERO CROSSING CHARACTERISTICS

Inhibit Voltage ( $I_F = \text{Rated } I_{FT}$ , MT1-MT2 Voltage above which device will not trigger.)	$V_{IH}$	—	15	25	Volts
Leakage in Inhibited State ( $I_F = \text{Rated } I_{FT}$ , Rated $V_{DRM}$ , Off State)	$I_R$	—	100	200	$\mu\text{A}$

Note 1. Test voltage must be applied within dv/dt rating.

Note 2. All devices are guaranteed to trigger at an  $I_F$  value less than or equal to max  $I_{FT}$ . Therefore, recommended operating  $I_F$  lies between max  $I_{FT}$  (30 mA for MOC3030, 15 mA for MOC3031) and absolute max  $I_F$  (50 mA).

## TYPICAL ELECTRICAL CHARACTERISTICS

 $T_A = 25^\circ\text{C}$ 

FIGURE 1 — ON-STATE CHARACTERISTICS




FIGURE 2 — TRIGGER CURRENT versus TEMPERATURE





FIGURE 3 – HOT-LINE SWITCHING APPLICATION CIRCUIT




Typical circuit for use when hot line switching is required. In this circuit the "hot" side of the line is switched and the load connected to the cold or neutral side. The load may be connected to either the neutral or hot line.

$R_{in}$  is calculated so that  $I_F$  is equal to the rated  $I_{FT}$  of the part, 15 mA for the MOC3031 or 30 mA for the MOC3030. The 39 ohm resistor and 0.01  $\mu F$  capacitor are for snubbing of the triac and may or may not be necessary depending upon the particular triac and load used.

2.3

FIGURE 4 – INVERSE-PARALLEL SCR DRIVER CIRCUIT



Suggested method of firing two, back-to-back SCR's, with a Motorola triac driver. Diodes can be 1N4001; resistors, R1 and R2, are optional 1 k ohm.



# **ZERO VOLTAGE CROSSING OPTICALLY ISOLATED TRIAC DRIVER**

This device consists of a gallium arsenide infrared emitting diode optically coupled to a monolithic silicon detector performing the function of a Zero Voltage Crossing bilateral triac driver.

They are designed for use with a triac in the interface of logic systems to equipment powered from 220 Vac lines, such as solid-state relays, industrial controls, motors, solenoids and consumer appliances, etc.

- Simplifies Logic Control of 220 Vac Power
- Zero Voltage Crossing
- High Breakdown Voltage:  $V_{DRM} = 400$  V Min
- High Isolation Voltage:  $V_{ISO} = 7500$  V Min
- Small, Economical, 6-Pin DIP Package
- Same Pin Configuration as MOC3020/3021
- UL Recognized, File No. E54915
- dv/dt of 100 V/ $\mu$ s Typ

## **MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)**

Rating	Symbol	Value	Unit
--------	--------	-------	------

### **INFRARED EMITTING DIODE MAXIMUM RATINGS**

Reverse Voltage	$V_R$	6.0	Volts
Forward Current - Continuous	$I_F$	50	mA
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Negligible Power in Output Driver Derate above $25^\circ\text{C}$	$P_D$	120	mW
		1.33	mW/ $^\circ\text{C}$

### **OUTPUT DRIVER MAXIMUM RATINGS**

Off-State Output Terminal Voltage	$V_{DRM}$	400	Volts
On-State RMS Current $T_A = 25^\circ\text{C}$ (Full Cycle, 50 to 60 Hz) $T_A = 70^\circ\text{C}$	$I_T(\text{RMS})$	100 50	mA mA
Peak Nonrepetitive Surge Current (PW = 10 ms)	$I_{TSM}$	1.2	A
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	300	mW
		4.0	mW/ $^\circ\text{C}$



### **TOTAL DEVICE MAXIMUM RATINGS**

Isolation Surge Voltage (1) (Peak ac Voltage, 60 Hz, 5 Second Duration)	$V_{ISO}$	7500	Vac
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	330 4.4	mW mW/ $^\circ\text{C}$
Junction Temperature Range	$T_J$	-40 to +100	$^\circ\text{C}$
Ambient Operating Temperature Range	$T_A$	-40 to +70	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-40 to +150	$^\circ\text{C}$
Soldering Temperature (10 s)	-	260	$^\circ\text{C}$

(1) Isolation surge voltage,  $V_{ISO}$ , is an internal device dielectric breakdown rating.

## **OPTO COUPLER / ISOLATOR ZERO CROSSING TRIAC DRIVER**

**400 VOLTS**




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.13	8.89	0.320	0.350
B	6.10	6.60	0.240	0.260
C	2.92	5.08	0.115	0.200
D	0.41	0.51	0.016	0.020
E	1.02	1.78	0.040	0.070
F	2.54 BSC	0.100 BSC		
G	0.20	0.30	0.008	0.012
H	2.54	3.81	0.100	0.150
I	7.62 BSC	0.300 BSC		
J	0.00	1.50	0.00	1.50
K	0.38	2.54	0.015	0.100
L	1.27	2.03	0.050	0.080

STYLE 6  
PIN 1. ANODE  
2. CATHODE  
3. NC  
4. MAIN TERMINAL  
5. SUBSTRATE  
6. MAIN TERMINAL

CASE 738A-01

## **COUPLER SCHEMATIC**



ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

LED CHARACTERISTICS

Reverse Leakage Current (V <sub>R</sub> = 6.0 V)	I <sub>R</sub>	—	0.05	100	μA
Forward Voltage (I <sub>F</sub> = 30 mA)	V <sub>F</sub>	—	1.3	1.5	Volts

DETECTOR CHARACTERISTICS (I<sub>F</sub> = 0 unless otherwise noted)

Peak Blocking Current, Either Direction (Rated V <sub>DRM</sub> , Note 1)	I <sub>DRM1</sub>	—	2.0	100	nA
Peak On-State Voltage, Either Direction (I <sub>TM</sub> = 100 mA Peak)	V <sub>TM</sub>	—	1.8	3.0	Volts
Critical Rate of Rise of Off-State Voltage	dv/dt	—	100	—	V/μs

COUPLED CHARACTERISTICS

LED Trigger Current, Current Required to Latch Output (Main Terminal Voltage = 3.0 V, Note 2)	I <sub>FT</sub>	—	—	30 15	mA
Holding Current, Either Direction	I <sub>H</sub>	—	200	—	μA

ZERO CROSSING CHARACTERISTICS

Inhibit Voltage (I <sub>F</sub> = Rated I <sub>FT</sub> , MT1-MT2 Voltage above which device will not trigger.)	V <sub>IH</sub>	—	15	40	Volts
Leakage in Inhibited State (I <sub>F</sub> = Rated I <sub>FT</sub> , Rated V <sub>DRM</sub> , Off State)	I <sub>DRM2</sub>	—	100	300	μA

- Note 1. Test voltage must be applied within dv/dt rating.  
2. All devices are guaranteed to trigger at an I<sub>F</sub> value less than or equal to max I<sub>FT</sub>. Therefore, recommended operating I<sub>F</sub> lies between max I<sub>FT</sub> (30 mA for MOC3040, 15 mA for MOC3041) and absolute max I<sub>F</sub> (50 mA).

TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 – ON-STATE CHARACTERISTICS




FIGURE 2 – TRIGGER CURRENT versus TEMPERATURE






FIGURE 3 – HOT-LINE SWITCHING APPLICATION CIRCUIT



Typical circuit for use when hot line switching is required. In this circuit the "hot" side of the line is switched and the load connected to either the cold or neutral side. The load may be connected to either the neutral or hot line.

$R_{in}$  is calculated so that  $I_F$  is equal to the rated  $I_{FT}$  of the part, 15 mA for the MOC3041 or 30 mA for the MOC3040. The 39 ohm resistor and 0.01  $\mu$ F capacitor are for snubbing of the triac and may or may not be necessary depending upon the particular triac and load used.

FIGURE 4 – INVERSE-PARALLEL SCR DRIVER CIRCUIT



Suggested method of firing two, back-to-back SCR's, with a Motorola triac driver. Diodes can be 1N4001; resistors, R1 and R2, are optional 330 ohms.



**MOTOROLA**

**MPU131  
MPU132  
MPU133**




### SILICON PROGRAMMABLE UNIUNCTION TRANSISTORS

... designed to enable the engineer to "program" unijunction characteristics such as  $R_{BB}$ ,  $\eta$ ,  $I_V$ , and  $I_P$  by merely selecting two resistor values. Application includes thyristor-trigger, oscillator, pulse and timing circuits. The MPU131, MPU132 and MPU133 may also be used in special thyristor applications due to the availability of an anode gate. Supplied in an inexpensive TO-92 plastic package for high-volume requirements, this package is readily adaptable for use in automatic insertion equipment.

- Programmable —  $R_{BB}$ ,  $\eta$ ,  $I_V$  and  $I_P$ .
- Low On-State Voltage — 1.5 Volts Maximum @  $I_F = 50$  mA
- Low Gate to Anode Leakage Current — 5.0 nA Maximum
- High Peak Output Voltage — 11 Volts Typical
- Low Offset Voltage — 0.35 Volt Typical ( $R_G = 10$  k ohms)

### PROGRAMMABLE UNIUNCTION TRANSISTORS




**2.3**

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Dissipation Derate Above 25°C	$P_F$ $1/\theta_{JA}$	375 5.0	mW mW/°C
DC Forward Anode Current Derate Above 25°C	$I_T$	200 2.67	mA mA/°C
DC Gate Current	$I_G$	±20	mA
Repetitive Peak Forward Current 100 $\mu$ s Pulse Width, 1.0% Duty Cycle 20 $\mu$ s Pulse Width, 1.0% Duty Cycle	$I_{TRM}$	1.0 2.0	Amp Amp
Non-Repetitive Peak Forward Current 10 $\mu$ s Pulse Width	$I_{TSM}$	5.0	Amp
Gate to Cathode Forward Voltage	$V_{GKF}$	40	Volt
Gate to Cathode Reverse Voltage	$V_{GKR}$	5.0	Volt
Gate to Anode Reverse Voltage	$V_{GAR}$	40	Volt
Anode to Cathode Voltage (1)	$V_{AK}$	±40	Volt
Operating Junction Temperature Range	$T_J$	-50 to +100	°C
Storage Temperature Range	$T_{stg}$	-65 to +150	°C

(1) Anode positive,  $R_{GK} = 1$  k ohm  
Anode negative,  $R_{GK} =$  open



STYLE 10:  
PIN 1. CATHODE  
2. GATE  
3. ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.14	1.40	0.045	0.055
H	—	2.54	—	0.100
J	2.41	2.67	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.03	2.92	0.080	0.115
P	2.92	—	0.115	—
R	3.43	—	0.135	—
S	0.36	0.41	0.014	0.016

All JEDEC dimensions and notes apply.  
CASE 29-02



ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Figure	Symbol	Min	Typ	Max	Unit
Peak Current (V <sub>S</sub> = 10 Vdc, R <sub>G</sub> = 1.0 MΩ)	2,9-14	I <sub>p</sub>	—	1.25	2.0	μA
(V <sub>S</sub> = 10 Vdc, R <sub>G</sub> = 1.0 MΩ)			—	0.19	0.30	
(V <sub>S</sub> = 10 Vdc, R <sub>G</sub> = 10 k ohms)			—	0.08	0.15	
(V <sub>S</sub> = 10 Vdc, R <sub>G</sub> = 10 k ohms)			—	4.0	5.0	
(V <sub>S</sub> = 10 Vdc, R <sub>G</sub> = 10 k ohms)			—	1.20	2.0	
Offset Voltage (V <sub>S</sub> = 10 Vdc, R <sub>G</sub> = 1.0 MΩ)	1	V <sub>T</sub>	0.2	0.70	1.6	Volts
(V <sub>S</sub> = 10 Vdc, R <sub>G</sub> = 1.0 MΩ)			0.2	0.50	0.6	
(V <sub>S</sub> = 10 Vdc, R <sub>G</sub> = 10 k ohms) (All Types)			0.2	0.40	0.6	
Valley Current (V <sub>S</sub> = 10 Vdc, R <sub>G</sub> = 1.0 MΩ)	1,4,5,	I <sub>V</sub>	—	18	50	μA
(V <sub>S</sub> = 10 Vdc, R <sub>G</sub> = 1.0 MΩ)			—	18	25	
(V <sub>S</sub> = 10 Vdc, R <sub>G</sub> = 10 k ohms)			70	270	—	
(V <sub>S</sub> = 10 Vdc, R <sub>G</sub> = 10 k ohms)			50	270	—	
Gate to Anode Leakage Current (V <sub>S</sub> = 40 Vdc, T <sub>A</sub> = 25°C, Cathode Open) (V <sub>S</sub> = 40 Vdc, T <sub>A</sub> = 75°C, Cathode Open)	—	I <sub>GAO</sub>	—	1.0	5.0	nA dc
(V <sub>S</sub> = 40 Vdc, T <sub>A</sub> = 75°C, Cathode Open)			—	30	75	
Gate to Cathode Leakage Current (V <sub>S</sub> = 40 Vdc, Anode to Cathode Shorted)	—	I <sub>GKS</sub>	—	5.0	50	nA dc
Forward Voltage (I <sub>F</sub> = 50 mA Peak)	1,6	V <sub>F</sub>	—	0.8	1.5	Volts
Peak Output Voltage (V <sub>B</sub> = 20 Vdc, C <sub>C</sub> = 0.2 μF)	3,7	V <sub>O</sub>	6.0	11	—	Volts
Pulse Voltage Rise Time (V <sub>B</sub> = 20 Vdc, C <sub>C</sub> = 0.2 μF)	3	t <sub>r</sub>	—	40	80	ns

FIGURE 1 – ELECTRICAL CHARACTERIZATION






FIGURE 2 – PEAK CURRENT (I<sub>p</sub>) TEST CIRCUIT





FIGURE 3 – V<sub>O</sub> AND t<sub>r</sub> TEST CIRCUIT



TYPICAL VALLEY CURRENT BEHAVIOR

FIGURE 4 – EFFECT OF SUPPLY VOLTAGE




FIGURE 5 – EFFECT OF TEMPERATURE




FIGURE 6 – FORWARD VOLTAGE




FIGURE 7 – PEAK OUTPUT VOLTAGE









FIGURE 8 – STANDARD UNIJUNCTION COMPARED TO PROGRAMMABLE UNIJUNCTION



Circuit Symbol



Circuit Symbol



TYPICAL PEAK CURRENT BEHAVIOR

MPU131

FIGURE 9 – EFFECT OF SUPPLY VOLTAGE AND  $R_G$





FIGURE 10 – EFFECT OF TEMPERATURE AND  $R_G$



MPU132

FIGURE 11 – EFFECT OF SUPPLY VOLTAGE AND  $R_G$





FIGURE 12 – EFFECT OF TEMPERATURE AND  $R_G$



MPU133

FIGURE 13 – EFFECT OF SUPPLY VOLTAGE AND  $R_G$





FIGURE 14 – EFFECT OF TEMPERATURE AND  $R_G$





# MOTOROLA

# MPU6027

# MPU6028



## SILICON PROGRAMMABLE UNIUNCTION TRANSISTORS

... designed to enable the engineer to "program" unijunction characteristics such as  $R_{BB}$ ,  $\eta$ ,  $I_V$ , and  $I_P$  by merely selecting two resistor values. Application includes thyristor-trigger, oscillator, pulse and timing circuits. These devices may also be used in special thyristor applications due to the availability of an anode gate. Supplied in an inexpensive TO-92 plastic package for high-volume requirements, this package is readily adaptable for use in automatic insertion equipment.


- Programmable —  $R_{BB}$ ,  $\eta$ ,  $I_V$  and  $I_P$ .
- Low On-State Voltage — 1.5 Volts Maximum @  $I_F = 50$  mA
- Low Gate to Anode Leakage Current — 10 nA Maximum
- High Peak Output Voltage — 11 Volts Typical
- Low Offset Voltage — 0.35 Volt Typical ( $R_G = 10$  k ohms)

## MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Power Dissipation (1) Derate Above 25°C	$P_F$ $1/\theta_{JA}$	375 5.0	mW mW/°C
DC Forward Anode Current (2) Derate Above 25°C	$I_T$	200 2.67	mA mA/°C
DC Gate Current	$I_G$	+50	mA
Repetitive Peak Forward Current 100 $\mu$ s Pulse Width, 1.0% Duty Cycle 20 $\mu$ s Pulse Width, 1.0% Duty Cycle	$I_{TRM}$	1.0	Amp
		2.0	Amp
Non-Repetitive Peak Forward Current 10 $\mu$ s Pulse Width	$I_{TSM}$	5.0	Amp
Gate to Cathode Forward Voltage	$V_{GKF}$	40	Volt
Gate to Cathode Reverse Voltage	$V_{GKR}$	-5.0	Volt
Gate to Anode Reverse Voltage (1)	$V_{GAR}$	40	Volt
Anode to Cathode Voltage	$V_{AK}$	+40	Volt
Operating Junction Temperature Range	$T_J$	-50 to +100	°C
Storage Temperature Range	$T_{stg}$	-55 to +150	°C

(1) Anode positive,  $R_{GK} = 1$  k ohm  
Anode negative,  $R_{GK} =$  open

## PROGRAMMABLE UNIUNCTION TRANSISTORS



# 2.3



STYLE 18:  
PIN 1. ANODE  
2. GATE  
3. CATHODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
F	0.41	0.49	0.016	0.019
G	1.14	1.40	0.045	0.055
H	—	2.54	—	0.100
J	2.41	2.67	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.03	2.92	0.080	0.115
P	7.52	—	0.115	—
R	3.43	—	0.135	—
S	0.36	0.41	0.014	0.016


All JEDEC dimensions and notes apply.

CASE 29-02  
TO-92


ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Figure	Symbol	Min	Typ	Max	Unit
Peak Current ( $V_S = 10\text{ Vdc}$ , $R_G = 1.0\text{ M}\Omega$ )	2,9,11	$I_P$	—	1.25	2.0	$\mu\text{A}$
(MPU6027)			—	0.08	0.15	
( $V_S = 10\text{ Vdc}$ , $R_G = 10\text{ k ohms}$ )	MPU6027 MPU6028		—	4.0	5.0	
(MPU6028)			—	0.70	1.0	
Offset Voltage ( $V_S = 10\text{ Vdc}$ , $R_G = 1.0\text{ M}\Omega$ )	1	$V_T$	0.2	0.70	1.6	Volts
(MPU6027)			0.2	0.50	0.6	
( $V_S = 10\text{ Vdc}$ , $R_G = 10\text{ k ohms}$ )	(Both Types)		0.2	0.35	0.6	
Valley Current ( $V_S = 10\text{ Vdc}$ , $R_G = 1.0\text{ M}\Omega$ )	1,4,5,	$I_V$	—	18	50	$\mu\text{A}$
(MPU6027)			—	18	25	
( $V_S = 10\text{ Vdc}$ , $R_G = 10\text{ k ohms}$ )	MPU6027 MPU6028		70 25	270 270	— —	
Gate to Anode Leakage Current ( $V_S = 40\text{ Vdc}$ , $T_A = 25^\circ\text{C}$ , Cathode Open)	—	$I_{GAO}$	—	1.0	10	nAdc
( $V_S = 40\text{ Vdc}$ , $T_A = 75^\circ\text{C}$ , Cathode Open)			—	3.0	—	
Gate to Cathode Leakage Current ( $V_S = 40\text{ Vdc}$ , Anode to Cathode Shorted)	—	$I_{GKS}$	—	5.0	50	nAdc
Forward Voltage ( $I_F = 50\text{ mA Peak}$ )	1,6	$V_F$	—	0.8	1.5	Volts
Peak Output Voltage ( $V_B = 20\text{ Vdc}$ , $C_C = 0.2\text{ }\mu\text{F}$ )	3,7	$V_O$	6.0	11	—	Volts
Pulse Voltage Rise Time ( $V_B = 20\text{ Vdc}$ , $C_C = 0.2\text{ }\mu\text{F}$ )	3	$t_r$	—	40	80	ns




FIGURE 1 – ELECTRICAL CHARACTERIZATION



1A – Programmable Unijunction with "Program" Resistors R1 and R2



1B – Equivalent Test Circuit for Figure 1A used for electrical characteristics testing (also see Figure 2)

FIGURE 2 – PEAK CURRENT ( $I_P$ ) TEST CIRCUITFIGURE 3 –  $V_O$  and  $t_r$  TEST CIRCUIT

TYPICAL VALLEY CURRENT BEHAVIOR

FIGURE 4 – EFFECT OF SUPPLY VOLTAGE




FIGURE 5 – EFFECT OF TEMPERATURE




FIGURE 6 – FORWARD VOLTAGE




FIGURE 7 – PEAK OUTPUT VOLTAGE









FIGURE 8 – STANDARD UNIJUNCTION COMPARED TO PROGRAMMABLE UNIJUNCTION







## TYPICAL PEAK CURRENT BEHAVIOR

MPU6027

FIGURE 9 – EFFECT OF SUPPLY VOLTAGE AND  $R_G$ FIGURE 10 – EFFECT OF TEMPERATURE AND  $R_G$ 

MPU6028

FIGURE 11 – EFFECT OF SUPPLY VOLTAGE AND  $R_G$ FIGURE 12 – EFFECT OF TEMPERATURE AND  $R_G$ 



# MOTOROLA

# MU10 MU20



## SILICON ANNULAR UNIJUNCTION TRANSISTORS

... designed for economical, general purpose use in pulse, timing, oscillator and thyristor trigger circuits.

### MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
RMS Power Dissipation*	$P_D$	300	mW
RMS Emitter Current	$I_e$	50	mA
Peak-Pulse Emitter Current**	$i_e$	1.0	Amp
Emitter Reverse Voltage	$V_{EB2}$	30	Volts
Interbase Voltage	$V_{B2B1}$	35	Volts
Based upon Power Dissipation at $T_A = 25^\circ\text{C}$			
Operating Junction Temperature Range	$T_J$	-65 to +125	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-65 to +150	$^\circ\text{C}$

\*Derate 3.0 mW/ $^\circ\text{C}$  increase in ambient temperature.

\*\*Duty Cycle  $\leq 1\%$ , PRR = 10 PPS (See Figure 5).

FIGURE 1 — UNIJUNCTION TRANSISTOR SYMBOL AND NOMENCLATURE





FIGURE 2 — STATIC EMITTER CHARACTERISTICS CURVES



## PN UNIJUNCTION TRANSISTORS



MU20


NOTE  
1. PIN 3 CONNECTED TO CASE

STYLE 1:  
PIN 1: EMITTER  
2. BASE 1  
3. BASE 2

DIM	MIN	MAX	MIN	MAX
A	5.31	5.84	0.209	0.230
B	4.52	4.95	0.178	0.195
C	4.32	5.33	0.170	0.210
D	0.41	0.66	0.016	0.018
G	2.54 TYP		0.100 TYP	
N	0.91	1.17	0.036	0.046
J	2.1	1.77	0.024	0.069
K	12.70		0.500	
M	40 TYP		4.0 TYP	
N	1.27 TYP		0.050 TYP	

CASE 22A-01  
(TO-18 Outline  
Except for Lead Position)

IMU10



DIM	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.209
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.14	1.40	0.045	0.056
H	2.54		0.100	
J	2.41	2.67	0.095	0.105
K	12.70		0.500	
L	5.35		0.210	
N	2.03	2.72	0.080	0.115
P	2.97		0.115	
R	3.43		0.135	
S	0.38	0.41	0.014	0.016

ALL JEDEC dimensions and notes apply

CASE 29-02  
(TO-92)  
Lead Forms 5 and 18  
Shown on Next Page


**ELECTRICAL CHARACTERISTICS** ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Intrinsic Standoff Ratio* (Test Circuit Figure 4) ( $V_{B2B1} = 10\text{ V}$ )	$\eta$	0.50	—	0.85	—
Interbase Resistance ( $V_{B2B1} = 3.0\text{ V}$ , $I_E = 0$ )	$r_{BB}$	4.0	—	10	$k\Omega$
Emitter Saturation Voltage** ( $V_{B2B1} = 10\text{ V}$ , $I_E = 50\text{ mA}$ )	$V_{EB1(sat)}$	—	2.0	—	Volts
Modulated Interbase Current ( $V_{B2B1} = 10\text{ V}$ , $I_E = 50\text{ mA}$ )	$I_{B2(mod)}$	—	—	50	$\text{mA}$
Emitter Reverse Current ( $V_{EB2} = 30\text{ V}$ , $I_{B1} = 0$ )	$I_{EB20}$	—	—	1.0	$\mu\text{A}$
Peak-Point Emitter Current ( $V_{B2B1} = 25\text{ V}$ )	$I_p$	—	—	5.0	$\mu\text{A}$
Valley-Point Current** ( $V_{B2B1} = 20\text{ V}$ , $R_{B2} = 100\text{ Ohms}$ )	$I_V$	1.0	—	—	$\text{mA}$
Base-One Peak Pulse Voltage (Test Circuit Figure 3)	$V_{OB1}$	3.0	—	—	Volts


\*  $\eta$ , intrinsic standoff ratio, is defined in terms of the peak-point voltage,  $V_p$ , by means of the equation:  $V_p = \eta V_{B2B1} + V_F$ , where  $V_F$  is about 0.45 volt at  $25^\circ\text{C}$  @  $I_F = 10\text{ }\mu\text{A}$  and decreases with temperature at about  $2.5\text{ mV}/^\circ\text{C}$ . The test circuit is shown in Figure 4. Components  $R_1$ ,  $C_1$ , and the UJT form a relaxation oscillator; the remaining circuitry serves as a peak-voltage detector. The forward drop of Diode  $D_1$  compensates for  $V_F$ . To use, the "cal" button is pushed, and  $R_3$  is adjusted to make the current meter,  $M_1$ , read full scale. When the "cal" button is released, the value of  $\eta$  is read directly from the meter, if full scale on the meter reads 1.0.

\*\* Pulse Test: Pulse Width  $\approx 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$  to avoid internal heating, which may result in erroneous readings.


**FIGURE 3 —  $V_{OB1}$  TEST CIRCUIT**



**FIGURE 4 —  $\eta$  TEST CIRCUIT**




**FIGURE 5 — PRR TEST CIRCUIT AND WAVEFORM**





**MOTOROLA**

**MU2646**




### SILICON UNIJUNCTION TRANSISTOR

... designed for use in pulse and timing circuits, sensing circuits and thyristor trigger circuits.

- Low Peak Point Current — 5.0  $\mu$ A (Max)
- Low Emitter Reverse Current — 12  $\mu$ A (Max)
- Passivated Surface for Reliability and Uniformity
- TO-18 Lead Form Available Upon Request

### PN UNIJUNCTION TRANSISTOR



**2.3**


### MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ unless otherwise noted.)

Rating	Symbol	Value	Unit
RMS Emitter Current	$I_E(\text{RMS})$	50	mA
Peak Pulse Emitter Current (2)	$i_e$	2.0	Amp
Emitter Reverse Voltage	$V_{B2E}$	30	Volts
Interbase Voltage	$V_{B2B1}$	35	Volts
RMS Power Dissipation @ $T_A = 25^\circ\text{C}$ (1) Derate above $25^\circ\text{C}$	$P_D$	300 3.0	mW mW/ $^\circ\text{C}$
Operating Junction Temperature Range	$T_J$	-65 to +125	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-65 to +150	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	333	$^\circ\text{C}/\text{W}$

- (1) The total power dissipation (available power to Emitter and Base-Two) must be limited by the external circuitry.
- (2) Capacitor discharge — 10  $\mu$ F or less, 30 volts or less.



STYLE B  
PIN 1. BASE 1  
2. EMITTER  
3. BASE 2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.14	1.40	0.045	0.055
H	—	2.54	—	0.100
J	2.41	2.67	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.03	2.92	0.080	0.115
P	2.52	—	0.115	—
R	3.43	—	0.135	—
S	0.36	0.41	0.014	0.016

All JEDEC dimensions and notes apply.  
CASE 29-02  
TO-92

ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Intrinsic Standoff Ratio ( $V_{B2B1} = 10\text{ V}$ ) (Note 1)	$\eta$	0.56	—	0.75	—
Interbase Resistance ( $V_{B2B1} = 3.0\text{ V}$ , $I_E = 0$ )	$r_{BB}$	4.7	7.0	9.1	$\text{k}\Omega$
Interbase Resistance Temperature Coefficient ( $V_{B2B1} = 3.0\text{ V}$ , $I_E = 0$ , $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$ )	$\alpha_{rBB}$	0.1	—	0.9	$\%/^\circ\text{C}$
Emitter Saturation Voltage ( $V_{B2B1} = 10\text{ V}$ , $I_E = 50\text{ mA}$ ) (Note 2)	$V_{EB1(\text{sat})}$	—	3.5	—	Volts
Modulated Interbase Current ( $V_{B2B1} = 10\text{ V}$ , $I_E = 50\text{ mA}$ )	$I_{B2(\text{mod})}$	—	15	—	$\text{mA}$
Emitter Reverse Current ( $V_{B2E} = 30\text{ V}$ , $I_{B1} = 0$ )	$I_{EB2O}$	—	0.005	12	$\mu\text{A}$
Peak Point Emitter Current ( $V_{B2B1} = 25\text{ V}$ )	$I_P$	—	1.0	5.0	$\mu\text{A}$
Valley Point Current ( $V_{B2B1} = 20\text{ V}$ , $R_{B2} = 100\text{ ohms}$ ) (Note 2)	$I_V$	4.0	6.0	—	$\text{mA}$
Base-One Peak Pulse Voltage (Note 3, Figure 3)	$V_{OB1}$	3.0	5.0	—	Volts

Notes

(1) Intrinsic standoff ratio,

$\eta$ , is defined by equation

$$\eta = \frac{V_P - V_{(EB1)}}{V_{B2B1}}$$

Where  $V_P$  Peak Point Emitter Voltage

$V_{B2B1}$  Interbase Voltage

$V_{(EB1)}$  = Emitter to Base-One Junction Diode Drop  
( $\approx 0.5\text{ V @ }10\text{ }\mu\text{A}$ )

(2) Use pulse techniques  $PW \approx 300\text{ }\mu\text{s}$ , duty cycle  $\leq 2\%$  to avoid internal heating due to interbase modulation which may result in erroneous readings

(3) Base-One Peak Pulse Voltage is measured in circuit of Figure 3. This specification is used to ensure minimum pulse amplitude for applications in SCR firing circuits and other types of pulse circuits.

FIGURE 1  
UNI-JUNCTION TRANSISTOR SYMBOL  
AND NOMENCLATURE




FIGURE 2  
STATIC EMISSION CHARACTERISTIC  
CURVES  
(Exaggerated to Show Details)





FIGURE 3 –  $V_{OB1}$  TEST CIRCUIT  
(Typical Relaxation Oscillator)





# MOTOROLA

# MU4891 thru MU4894




## SILICON PLASTIC UNIJUNCTION TRANSISTORS

... designed for military and industrial use in pulse, timing, triggering, sensing, and oscillator circuits. The annular process provides low leakage current, fast switching and low peak-point currents as well as outstanding reliability and uniformity.

Recommended usage includes:

- Long-time Delay Circuits - MU4894
- Silicon Controlled Rectifier Triggering Circuits - MU4893
- High-frequency Relaxation-Oscillator Circuits - MU4892
- General-Purpose Unijunction Applications - MU4891

## PN UNIJUNCTION TRANSISTORS



# 2.3


### MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
RMS Power Dissipation*	$P_D$	300	mW
RMS Emitter Current	$I_E$	50	mA
Peak Pulse Emitter Current**	$I_{EP}$	1.0**	Amp
Emitter Reverse Voltage	$V_{B2E}$	30	Volts
Storage Temperature Range	$T_{stg}$	-65 to +150	$^\circ\text{C}$

\*Derate 3.0 mW/ $^\circ\text{C}$  increase in ambient temperature. Total power dissipation (available power to Emitter and Base-Two) must be limited by external circuitry. Interbase voltage ( $V_{B2B1}$ ) limited by power dissipation.

$$V_{B2B1} = \sqrt{R_{BB} \cdot P_D}$$

\*\* Capacitance discharge current must fall to 0.37 Amp within 3.0 ms and PRR  $\leq$  10 PPS.



STYLE 9:

PIN 1. BASE 1

2. EMITTER

3. BASE 2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.14	1.40	0.045	0.055
H	—	2.54	—	0.100
J	2.41	2.67	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.03	2.92	0.080	0.115
P	2.92	—	0.115	—
R	3.43	—	0.135	—
S	0.36	0.41	0.014	0.016

All JEDEC dimensions and notes apply.

CASE 29-02

TO-92



**ELECTRICAL CHARACTERISTICS** ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Intrinsic Standoff Ratio ( $V_{B2B1} = 10\text{ V}$ ) Note 1	$\eta$	MU4892 0.51 MU4891, MU4893 0.55 MU4894 0.74	—	0.69 0.82 0.86	—
Interbase Resistance ( $V_{B2B1} = 3.0\text{ V}$ , $I_E = 0$ )	$R_{BB}$	MU4891, MU4892 4.0 MU4893, MU4894 4.0	7.0 7.0	9.1 12.0	k ohms
Interbase Resistance Temperature Coefficient ( $V_{B2B1} = 3.0\text{ V}$ , $I_E = 0$ , $T_A = -65^\circ\text{C}$ to $+100^\circ\text{C}$ )	$\alpha R_{BB}$	0.1	—	0.9	%/ $^\circ\text{C}$
Emitter Saturation Voltage ( $V_{B2B1} = 10\text{ V}$ , $I_E = 50\text{ mA}$ ) Note 2	$V_{EB1(\text{sat})}$	—	2.5	4.0	Volts
Modulated Interbase Current ( $V_{B2B1} = 10\text{ V}$ , $I_E = 50\text{ mA}$ )	$I_{B2(\text{mod})}$	10	15	—	mA
Emitter Reverse Current ( $V_{B2E} = 30\text{ V}$ , $I_{B1} = 0$ )	$I_{EB2O}$	—	5.0	10	nA
Peak Point Emitter Current ( $V_{B2B1} = 25\text{ V}$ )	$I_P$	MU4891 — MU4892, MU4893 — MU4894 —	0.6 0.6 0.6	5.0 2.0 1.0	$\mu\text{A}$
Valley Point Current ( $V_{B2B1} = 20\text{ V}$ , $R_{B2} = 100\text{ Ohms}$ ) Note 2	$I_V$	MU4891, MU4893, MU4894 2.0 MU4892 2.0	4.0 3.0	— —	mA
Base-One Peak Pulse Voltage (Note 3, Figure 3)	$V_{OB1}$	3.0 6.0	5.0 8.0	— —	Volts

**NOTES**

1. Intrinsic standoff ratio.

$\eta$  is defined by equation:

$$\eta = \frac{V_P - V_{EB1}}{V_{B2B1}}$$

Where  $V_P$  = Peak Point Emitter Voltage


$V_{B2B1}$  = Interbase Voltage

$V_{EB1}$  = Emitter to Base One Junction Diode Drop  
( $\sim 0.5\text{ V}$  @  $10\text{ }\mu\text{A}$ )

2. Use pulse techniques:  $PW \approx 300\text{ }\mu\text{s}$  duty cycle  $\leq 2\%$  to avoid internal heating due to interbase modulation which may result in erroneous readings.


3. Base-One Peak Pulse Voltage is measured in circuit of Figure 3. This specification is used to ensure minimum pulse amplitude for applications in SCR firing circuits and other types of pulse circuits.

**FIGURE 1 — UNIJUNCTION TRANSISTOR SYMBOL AND NOMENCLATURE**




**FIGURE 2 — STATIC EMITTER CHARACTERISTICS CURVES**

(Exaggerated to Show Details)



**FIGURE 3 —  $V_{OB1}$  TEST CIRCUIT**

(Typical Relaxation Oscillator)





# MOTOROLA

# S2800 series

## REVERSE BLOCKING TRIODE THYRISTORS

... designed primarily for half-wave ac control applications, such as motor controls, heating controls and power supplies; or wherever half-wave silicon gate-controlled, solid-state devices are needed.

- Glass Passivated Junctions and Center Gate Fire for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- Blocking Voltage to 600 Volts

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Reverse Voltage (1)	$V_{RRM}$		Volts
Peak Repetitive Off-State Voltage (1)	$V_{DRM}$		
S2800 { A B D M		100 200 400 600	
Non-Repetitive Peak Reverse Voltage	$V_{RRM}$		Volts
Non-Repetitive Off-State Voltage	$V_{DSM}$		
S2800 { A B D M		125 250 500 700	
RMS Forward Current (All Conduction Angles) $T_C = 75^\circ\text{C}$	$I_T(\text{RMS})$	10	Amps
Peak Forward Surge Current (1 Cycle, Sine Wave, 60 Hz, $T_C = 80^\circ\text{C}$ )	$I_{TSM}$	100	Amps
Circuit Fusing Considerations ( $T_J = -65$ to $+100^\circ\text{C}$ , $t = 1.0$ to $8.3$ ms)	$I^2t$	40	$\text{A}^2\text{s}$
Forward Peak Gate Power ( $t \leq 10 \mu\text{s}$ )	$P_{GM}$	16	Watts
Forward Average Gate Power	$P_{G(AV)}$	0.5	Watt
Operating Junction Temperature Range	$T_J$	-40 to +100	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-40 to +150	$^\circ\text{C}$


## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.0	$^\circ\text{C}/\text{W}$


- (1)  $V_{DRM}$  and  $V_{RRM}$  for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices shall not have a positive bias applied to the gate concurrently with a negative potential on the anode.

## SILICON CONTROLLED RECTIFIERS

10 AMPERES RMS  
100-600 VOLTS



# 2.3



STYLE 3  
PIN 1. CATHODE  
2. ANODE  
3. GATE  
4. ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.38	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.94	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.93	-	0.080



CASE 221A-02

TO-220 AB

All JEDEC dimensions and notes apply

ELECTRICAL CHARACTERISTICS ( $T_C = 25^{\circ}\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Current ( $V_D = \text{Rated } V_{DRM}, T_C = 100^{\circ}\text{C}$ )	$I_{DRM}$	—	—	2	mA
Peak Reverse Blocking Current ( $V_R = \text{Rated } V_{RRM}, T_C = 100^{\circ}\text{C}$ )	$I_{RRM}$	—	—	2	mA
Instantaneous On-State Voltage ( $I_{TM} = 30 \text{ A Peak, Pulse Width} \leq 1 \text{ ms, Duty Cycle} \leq 2\%$ )	$V_T$	—	1.7	2	Volts
Gate Trigger Current (Continuous dc) ( $V_D = 12 \text{ Vdc}, R_L = 30 \text{ Ohms}$ )	$I_{GT}$	—	8	15	mA
Gate Trigger Voltage (Continuous dc) ( $V_D = 12 \text{ Vdc}, R_L = 30 \text{ Ohms}$ )	$V_{GT}$	—	0.9	1.5	Volts
Holding Current (Gate Open, $V_D = 12 \text{ Vdc}, I_T = 150 \text{ mA}$ )	$I_H$	—	10	20	mA
Gate Controlled Turn-on Time ( $V_D = \text{Rated } V_{DRM}, I_{TM} = 2 \text{ A}, I_{GR} = 80 \text{ mA}$ )	$t_{gt}$	—	1.6	—	$\mu\text{s}$
Circuit Commutated Turn-Off Time ( $V_D = V_{DRM}, I_{TM} = 2 \text{ A, Pulse Width} = 50 \mu\text{s}, dv/dt = 200 \text{ V}/\mu\text{s}, di/dt = 10 \text{ A}/\mu\text{s}, T_C = 75^{\circ}\text{C}$ )	$t_q$	—	25	—	$\mu\text{s}$
Critical Rate-of-Rise of Off-State Voltage ( $V_D = \text{Rated } V_{DRM}, \text{Exponential Rise}, T_C = 100^{\circ}\text{C}$ )	$dv/dt$	—	100	—	$\text{V}/\mu\text{s}$





# MOTOROLA

# S6200 S6210 S6220 series

## SILICON CONTROLLED RECTIFIERS

... designed for industrial and consumer applications such as power supplies, battery chargers, temperature, motor, light and welder controls.

- Economical for a Wide Range of Uses
- High Surge Current —  $I_{TSM} = 200$  Amp
- Low Forward "On" Voltage — 1.2 V (Typ) @  $I_{TM} = 20$  Amp
- Practical Level Triggering and Holding Characteristics — 10 mA (Typ) @  $T_C = 25^\circ\text{C}$
- Rugged Construction in Either Pressfit, Stud or Isolated Stud Package
- Glass Passivated Junctions for Maximum Reliability

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Repetitive Peak Off-State Voltage(1)	$V_{DROM}$		Volts
Repetitive Peak Reverse Voltage(1)	$V_{RRM}$		
S6200, S6210, S6220	A	100	
S6200, S6210, S6220	B	200	
S6200, S6210, S6220	D	400	
S6200, S6210, S6220	M	600	
Non-Repetitive Peak Off-State Voltage(1)	$V_{DSOM}$		Volts
Non-Repetitive Peak Reverse Voltage(1)	$V_{DROM}$		
S6200, S6210, S6220	A	150	
S6200, S6210, S6220	B	250	
S6200, S6210, S6220	D	500	
S6200, S6210, S6220	M	700	
RMS On-State Current ( $T_C = 75^\circ\text{C}$ )	$I_{T(RMS)}$	20	Amp
Peak Non-Repetitive Surge Current (One Full cycle of surge current at 60 Hz, preceded and followed by rated current, $T_C = 75^\circ\text{C}$ )	$I_{TSM}$	200	Amp
Circuit Fusing Considerations ( $T_J = -65$ to $+100^\circ\text{C}$ ) ( $t = 1.0$ to $8.3$ ms)	$I^2t$	170	$\text{A}^2\text{s}$
Peak Gate Power (10 $\mu\text{s}$ Max)	$P_{GM}$	40	Watts
Average Gate Power	$P_{G(AV)}$	0.5	Watt
Operating Junction Temperature Range	$T_J$	-65 to +100	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-65 to +150	$^\circ\text{C}$
Stud Torque	—	30	in. lb.

## THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case S6200	$R_{\theta JC}$	1.2	$^\circ\text{C}/\text{W}$
S6210, S6220		1.4	

(1) Ratings apply for open gate conditions. Thyristor devices shall not be tested with a constant current source for blocking capability such that the voltage applied exceeds the rated blocking voltage.

## THYRISTORS


20 AMPERES RMS  
100 thru 600 VOLTS

### S6200 Series




CASE 310-01

### S6210 Series



CASE 263-02

### S6220 Series



CASE 311-01

# 2.3

ELECTRICAL CHARACTERISTICS ( $T_C = 25^{\circ}\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Instantaneous Forward Breakover Voltage (Gate Open, $T_C = 100^{\circ}\text{C}$ )	$V_{(BO)O}$				Volts
S6200, S6210, S6220 A		100	—	—	
S6200, S6210, S6220 B		200	—	—	
S6200, S6210, S6220 D		400	—	—	
S6200, S6210, S6220 M		600	—	—	
Peak Blocking Current (Rated $V_{DROM}$ @ $T_C = 100^{\circ}\text{C}$ )	$I_{DOM}$ $I_{RROM}$	—	—	2	mA
Peak On-State Voltage ( $I_T = 100$ A Peak)	$V_T$	—	—	2.4	Volts
Gate Trigger Current, Continuous dc Main Terminal Voltage = 12 Vdc, $R_L = 30$ Ohms	$I_{GT}$	—	—	15	mA
Gate Trigger Voltage, Continuous dc Main Terminal Voltage = 12 Vdc, $R_L = 30$ Ohms	$V_{GT}$	—	—	2	Volts
Holding Current (Either Direction) Main Terminal Voltage = 12 Vdc, Gate Open	$I_{HO}$	—	—	20	mA
Gate Controlled Turn-On Time ( $V_D = V_{(BO)O}$ , $I_T = 30$ A Peak, $I_{GT} = 200$ mA, Rise Time = $0.1 \mu\text{s}$ )	$t_{gt}$	—	2	—	$\mu\text{s}$
Critical Rate-of-Rise of Off-State Voltage ( $V_D = V_{(BO)O}$ , Exponential Voltage Rise, Gate Open, $T_C = 100^{\circ}\text{C}$ )	$dv/dt$				V/ $\mu\text{s}$
S6200, S6210, S6220 A,D		10	100	—	
S6200, S6210, S6220 B		10	150	—	
S6200, S6210, S6220 M		10	75	—	



# MOTOROLA

# SC136 series



## BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for full-wave ac control applications, such as light dimmers, motor controls, heating controls and power supplies.

- Low Off-State Leakage Currents
- All Diffused and Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Rugged Industry Proven Thermopad Construction
- TO-5 Lead Form Available

### MAXIMUM RATINGS



Rating	Symbol	Value	Unit
Peak Repetitive Off-State Voltage ( $T_C = 110^\circ\text{C}$ )	$V_{DRM}$	200 300 400 500 600	Volts
RMS On-State Current ( $T_C = 65^\circ\text{C}$ )	$I_T(RMS)$	3.0	Amp
Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz)	$I_{TSM}$	30	Amp
Circuit Fusing ( $t = 1$ to $8.3$ ms)	$I^2t$	3.6	$\text{A}^2\text{s}$
Critical Rate of Rise of On-State Current	$di/dt$	5.0	$\text{A}/\mu\text{s}$
Peak Gate Power	$P_{GM}$	5.0	Watts
Average Gate Power	$P_{G(AV)}$	0.1	Watt
Peak Gate Voltage	$V_{GM}$	5.0	Volts
Operating Junction Temperature Range	$T_J$	$-40$ to $+110$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-40$ to $+150$	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	10	$^\circ\text{C}/\text{W}$
Junction to Ambient	$R_{\theta JA}$	75	$^\circ\text{C}/\text{W}$

## TRIACS

3 AMPERES RMS  
200-600 VOLTS



STYLE 7  
PIN 1 MT1  
2. GATE  
3. MT2

DIM	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	30 TYP	30 TYP		
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02		0.040	

CASE 77-04  
TO-126

# 2.3



\*ELECTRICAL CHARACTERISTICS ( $T_C = +25^{\circ}\text{C}$ , either polarity of MT2 to MT1 voltage, unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Off-State Current ( $V_D = \text{Rated } V_{\text{DRM}}$ , Gate Open) $T_C = +25^{\circ}\text{C}$ $T_C = +110^{\circ}\text{C}$	$I_{\text{DRM}}$	—	—	10 500	$\mu\text{A}$
Peak On-State Voltage ( $I_{\text{TM}} = 5\text{A}$ , Pulse Width = 1 ms, Duty Cycle < 2%)	$V_{\text{TM}}$	—	—	1.8	Volts
DC Gate Trigger Current ( $V_D = 6\text{ Vdc}$ , $R_L = 50\text{ Ohms}$ ) MT2 (+), G (+); MT2 (-), G (-); MT2 (+), G (-) $T_C = 25^{\circ}\text{C}$ ( $V_D = 12\text{ Vdc}$ , $R_L = 50\text{ Ohms}$ ) MT2 (+), G (+); MT2 (-), G (-); MT2 (+), G (-) $T_C = -40^{\circ}\text{C}$	$I_{\text{GT}}$	—	—	25 50	mAdc
DC Gate Trigger Voltage ( $V_D = 12\text{ Vdc}$ , $R_L = 50\text{ Ohms}$ ) MT2 (+), G (+); MT2 (-), G (-); MT2 (+), G (-) $T_C = 25^{\circ}\text{C}$ $T_C = -40^{\circ}\text{C}$ ( $V_D = \text{Rated } V_{\text{DRM}}$ , All Modes) $T_C = 110^{\circ}\text{C}$	$V_{\text{GT}}$	— 0.2	—	2.0 3.0 —	Vdc
Holding Current ( $V_D = 24\text{ Vdc}$ , $R_L = 200\text{ Ohms}$ , Gate Open) $T_C = 25^{\circ}\text{C}$ $T_C = -40^{\circ}\text{C}$	$I_{\text{H}}$	—	—	50 100	mAdc
Latching Current ( $V_D = 24\text{ Vdc}$ ) Trigger Source: 5 V, 50 Ohms, MT2 (+), G (+); MT2 (-), G (-); MT2 (+), G (-) $T_C = 25^{\circ}\text{C}$ Trigger Source: 10 V, 50 Ohms, MT2 (+), G (+); MT2 (-), G (-); MT2 (+), G (-) $T_C = -40^{\circ}\text{C}$	$I_{\text{L}}$	—	—	50 100 100 200	mAdc
Critical Rate-of-Rise of Off-State Voltage ( $V_D = \text{Rated } V_{\text{DRM}}$ , Gate Open) $T_C = 110^{\circ}\text{C}$	$dv/dt$	—	15	—	Volts/ $\mu\text{s}$
Critical Rate-of-Rise of Commutating Voltage ( $V_D = \text{Rated } V_{\text{DRM}}$ , $I_{\text{T(RMS)}} = 3\text{ A}$ , $di/dt = 1.6\text{ A/ms}$ , Gate Open) $T_C = 65^{\circ}\text{C}$	$dv/dt(c)$	—	5	—	Volts/ $\mu\text{s}$

NOTE 1. Torque rating applies with use of compression washer (B52200F006).

Mounting torque in excess of 6 in. lb. does not appreciably lower case-to-sink thermal resistance. Anode lead and heatsink contact pad are common. (See AN-290 B)

For soldering purposes (either terminal connection or device mounting), soldering temperatures shall not exceed  $+200^{\circ}\text{C}$ . For optimum results, an activated flux (oxide removing) is recommended.

FIGURE 1 – RMS CURRENT DERATING





FIGURE 2 – MAXIMUM POWER DISSIPATION





## BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for full-wave ac control applications, such as light dimmers, motor controls, heating controls and power supplies.


- Triggering Specified in Three Quadrants
- Blocking Voltage to 600 Volts
- All Diffused and Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt<sup>®</sup> Construction for Low Thermal Resistance, High Heat Dissipation and Durability

### MAXIMUM RATINGS


Rating		Symbol	Value	Unit
Peak Repetitive Off-State Voltage, Gate Open,	$\left. \begin{array}{c} \text{SC141} \\ \text{SC146} \end{array} \right\} \begin{array}{c} \text{B} \\ \text{D} \\ \text{E} \\ \text{M} \end{array}$	$V_{\text{DRM}}$	200 400 500 600	Volts
RMS On-State Current $T_C = 80^\circ\text{C}$		$I_{\text{T(RMS)}}$	6 10	Amp
Peak Non-Repetitive Surge Current One Full Cycle, 60 Hz		$I_{\text{TSM}}$	80 120	Amp
Circuit Fusing Considerations $t = 8.3 \text{ ms}$		$I^2t$	26.5 60	$\text{A}^2\text{s}$
Peak Gate Power (Pulse Width = 10 $\mu\text{s}$ )		$P_{\text{GM}}$	10	Watts
Average Gate Power ( $T_C = +80^\circ\text{C}$ , $t = 8.3 \text{ ms}$ )		$P_{\text{G(AV)}}$	0.5	Watt
Peak Gate Current (Pulse Width = 10 $\mu\text{s}$ )		$I_{\text{GM}}$	3.5	Amp
Peak Gate Voltage		$V_{\text{GM}}$	10	Volts
Operating Junction Temperature Range		$T_J$	-40 to +100	$^\circ\text{C}$
Storage Temperature Range		$T_{\text{stg}}$	-40 to +125	$^\circ\text{C}$
<b>THEMAL CHARACTERISTICS</b>				
Characteristic		Symbol	Max	Unit
Thermal Resistance, Junction to Case		$R_{\theta\text{JC}}$	2.2 1.5	$^\circ\text{C/W}$
SC141				
SC146				

## TRIACS

6 AND 10 AMPERES RMS  
200-600 VOLTS



## 2.3



STYLE 4:  
PIN 1. MT1  
2. MT2  
3. GATE  
4. MT2



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.80	15.75	0.575	0.625
B	9.85	10.29	0.380	0.405
C	4.64	4.78	0.180	0.190
D	0.84	0.89	0.025	0.035
E	3.61	3.73	0.142	0.147
F	2.41	2.67	0.095	0.105
G	2.79	3.93	0.110	0.155
H	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

CASE 221A-02  
TO-220 AB

All JEDEC dimensions and notes apply

ELECTRICAL CHARACTERISTICS ( $T_C = +25^{\circ}\text{C}$ , Either Polarity of MT2 - to - MT1 Voltage unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Off-State Current $V_D = \text{Rated } V_{DRM}$ ; Gate Open-Circuited $T_C = +25^{\circ}\text{C}$ $T_C = +100^{\circ}\text{C}$	$I_{DRM}$	— —	— —	0.1 0.5	mA
Peak On-State Voltage Pulse Width $\leq 1$ ms, Duty Cycle $\leq 2\%$ . SC141 $I_{TM} = 8.5$ A Peak SC146 $I_{TM} = 14$ A Peak	$V_{TM}$	— —	— —	1.83 1.65	Volts
Critical Rate of Rise of Off-State Voltage $V_D = \text{Rated } V_{DRM}$ , Gate Open-Circuited, Exponential Waveform $T_C = +100^{\circ}\text{C}$	$dv/dt$	—	50	—	Volts/ $\mu\text{s}$
Critical Rate-of-Rise of Commutating Off-State Voltage (1) $I_T(\text{RMS}) = \text{Rated } I_T(\text{RMS})$ , $V_D = \text{Rated } V_{DRM}$ , $T_C = +80^{\circ}\text{C}$ Gate Open-Circuited SC141 Commutating $di/dt = 3.2$ A/ms SC146 Commutating $di/dt = 5.4$ A/ms	$dv/dt(c)$	— 4 4	— — —	— — —	Volts/ $\mu\text{s}$
DC Gate Trigger Current $V_D = 12$ Vdc, Trigger Mode MT2 (+), Gate (+); MT2 (-), Gate (-); $R_L = 100$ Ohms MT2 (+), Gate (-); $R_L = 50$ Ohms MT2 (+), Gate (+); MT2 (-), Gate (-); $R_L = 50$ Ohms $T_C = -40^{\circ}\text{C}$ MT2 (+), Gate (-); $R_L = 25$ Ohms; $T_C = -40^{\circ}\text{C}$	$I_{GT}$	— — — — —	— — — — —	50 50 80 80	mA <sub>dc</sub>
DC Gate Trigger Voltage $V_D = 12$ Vdc, Trigger Mode MT2 (+), Gate (+); MT2 (-), Gate (-); $R_L = 100$ Ohms MT2 (+), Gate (-); $R_L = 50$ Ohms MT2 (+), Gate (+); MT2 (-), Gate (-); $R_L = 50$ Ohms $T_C = -40^{\circ}\text{C}$ MT2 (+), Gate (-); $R_L = 25$ Ohms; $T_C = -40^{\circ}\text{C}$ $V_D = \text{Rated } V_{DRM}$ ; $R_L = 1000$ Ohms; All Polarities $T_C = +100^{\circ}\text{C}$	$V_{GT}$	— — — — — 0.2	— — — — — —	2.5 2.5 3.5 3.5 —	Vdc
Holding Current $V_D = 24$ Vdc, $I_T = 0.5$ A Pulse Width = 1 ms, Duty Cycle $\leq 2\%$ . Gate Trigger Source = 7 V, 20 Ohms $T_C = +25^{\circ}\text{C}$ $T_C = -40^{\circ}\text{C}$	$I_H$	— —	— —	50 100	mA <sub>dc</sub>
Latching Current $V_D = 24$ Vdc Gate Trigger Source = 15 V, 100 Ohms, Trigger Mode MT2 (+), Gate (+); MT2 (-), Gate (-) MT2 (+), Gate (-) MT2 (+), Gate (+); MT2 (-), Gate (-); $T_C = -40^{\circ}\text{C}$ MT2 (+), Gate (-); $T_C = -40^{\circ}\text{C}$	$I_L$	— — — — —	— — — — —	100 200 200 400	mA <sub>dc</sub>



**MOTOROLA**

**SC250**  
**SC250( )3**  
**SC251**

**TRIACS**

**15 AMPERES RMS**  
**200-600 VOLTS**

**BIDIRECTIONAL TRIODE THYRISTORS**

... designed primarily for industrial and military applications for the control of ac loads in applications such as light dimmers, power supplies, heating controls, motor controls, welding equipment and power switching systems; or wherever full-wave, silicon gate controlled solid-state devices are needed.

- All Diffused and Glass Passivated Junctions for Greater Stability
- Pressfit, Stud and Isolated Stud Packages
- Gate Triggering Guaranteed In All 3 Quadrants

**2.3****MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Repetitive Peak Off-State Voltage	$V_{DRM}$		Volts
SC251B, SC250B, SC250B3		200	
SC251D, SC250D, SC250D3		400	
SC251E, SC250E, SC250E3		500	
SC251M, SC250M, SC250M3		600	
RMS On-State Current	$I_T(RMS)$	15	Amp
Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz)	$I_{TSM}$	100	Amp
Circuit Fusing Considerations	$I^2t$		$A^2s$
$t = 1$ ms		20	
$t = 8.3$ ms		41.5	
Peak Gate Power	$P_{GM}$	10	Watts
Average Gate Power	$P_{G(AV)}$	0.5	Watt
Peak Gate Power (Pulse Width = 10 $\mu s$ )	$I_{GM}$	2	Amp
Operating Junction Temperature Range	$T_J$	-40 to +115	$^{\circ}C$
Storage Temperature Range	$T_{stg}$	-40 to +125	$^{\circ}C$
Stud Torque		30	in. lb.

**THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$		$^{\circ}C/W$
SC250, SC251		2	
SC250 ( ) 3		2.3	

**SC251  
PRESS FIT**

STYLE 3:  
 TERM. 1: GATE  
 2: MAIN TERMINAL 1  
 3: MAIN TERMINAL 2



DIM	MIN	MAX	MIN	MAX
A	12.73	12.83	0.501	0.509
B	11.81	12.06	0.465	0.475
C	8.30	9.65	0.330	0.380
E	2.54	—	0.100	—
F	0.89	2.15	0.035	0.085
J	2.04	2.46	0.080	0.097
K	—	20.32	—	0.800
N	—	12.95	—	0.510
D	1.65	4.06	0.065	0.160

CASE 174-03


**SC250  
STUD**

STYLE 3  
 TERM. 1: MAIN TERMINAL 1  
 2: GATE  
 3: MAIN TERMINAL 2



DIM	MIN	MAX	MIN	MAX
A	15.24	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	20.32	24.13	0.815	0.950
F	0.89	2.15	0.035	0.085
H	2.29 REF	—	0.090 REF	—
J	10.67	11.56	0.420	0.455
K	9.78	10.54	0.385	0.415
L	6.35	7.75	0.250	0.306
N	1.55	4.06	0.060	0.160
R	1.65 REF	—	0.065 REF	—
T	12.70	12.83	0.500	0.509

CASE 175-02

**SC250( ) 3  
ISOLATED STUD**

STYLE 2  
 PIN 1: MAIN TERMINAL 1  
 2: GATE  
 3: MAIN TERMINAL 2  
 STUD ISOLATED



DIM	MIN	MAX	MIN	MAX
A	14.00	14.20	0.551	0.559
B	12.73	12.83	0.501	0.509
C	—	26.16	—	1.030
F	1.65	4.06	0.065	0.160
H	—	4.40	—	0.255
J	2.16	2.41	0.085	0.095
K	9.78	10.54	0.385	0.415
L	6.35	7.75	0.250	0.306
N	6.48	6.99	0.255	0.275
D	3.43	3.81	0.135	0.150
R	1.52	1.78	0.060	0.070
T	0.89	2.16	0.035	0.085

CASE 235-02

# ELECTRICAL CHARACTERISTICS

( $T_C = +25^{\circ}\text{C}$  unless otherwise noted. Values apply for either polarity of Main Terminal 2. Characteristics referenced to Main Terminal 1.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Off-State Current $V_D = \text{Rated } V_{\text{DRM}}$ Gate Open-Circuited $T_C = +25^{\circ}\text{C}$ $T_C = +115^{\circ}\text{C}$	$I_{\text{DRM}}$	— —	— —	0.1 0.5	mA
Peak On-State Voltage $I_{\text{TM}} = 21 \text{ A}$ , Pulse Width = 1 ms, Duty Cycle $\leq 2\%$	$V_{\text{TM}}$	—	—	1.65	Volts
Critical Rate of Rise of Off-State Voltage Rated $V_{\text{DRM}}$ , Gate Open-Circuited, Exponential Waveform, $T_C = +115^{\circ}\text{C}$	$dv/dt$	100	—	—	Volts/ $\mu\text{s}$
Critical Rate-of-Rise of Commutating Off-State Voltage (1) $I_{\text{T(RMS)}} = \text{Rated RMS On-State Current}$ , $V_D = V_{\text{DRM}}$ Gate Open-Circuited, Commutating $di/dt = 8 \text{ A/ms}$ SC250, SC251 $T_C = +84^{\circ}\text{C}$ SC250( )3 $T_C = +78^{\circ}\text{C}$	$dv/dt(\text{C})$	— 4 4	— — —	— — —	Volts/ $\mu\text{s}$
DC Gate Trigger Current $V_D = 12 \text{ Vdc}$ MT2 (+), Gate (+); MT2 (-), Gate (-); $R_L = 100 \text{ Ohms}$ MT2 (+), Gate (-); $R_L = 50 \text{ Ohms}$	$I_{\text{GT}}$	— —	— —	50 50	mAdc
DC Gate Trigger Current $V_D = 12 \text{ Vdc}$ , $T_C = -40^{\circ}\text{C}$ MT2 (+), Gate (+); MT2 (-), Gate (-); $R_L = 50 \text{ Ohms}$ MT2 (+), Gate (-); $R_L = 25 \text{ Ohms}$	$I_{\text{GT}}$	— —	— —	80 80	mAdc
DC Gate Trigger Voltage $V_D = 12 \text{ Vdc}$ MT2 (+), Gate (+); MT2 (-), Gate (-); $R_L = 100 \text{ Ohms}$ MT2 (+), Gate (-); $R_L = 50 \text{ Ohms}$	$V_{\text{GT}}$	— —	— —	2.5 2.5	Vdc
DC Gate Trigger Voltage $V_D = 12 \text{ Vdc}$ , $T_C = -40^{\circ}\text{C}$ MT2 (+), Gate (+); MT2 (-), Gate (-); $R_L = 50 \text{ Ohms}$ MT2 (+), Gate (-); $R_L = 25 \text{ Ohms}$	$V_{\text{GT}}$	— —	— —	3.5 3.5	Vdc
DC Gate Non-Trigger Voltage $V_D = \text{Rated } V_{\text{DRM}}$ , $R_L = 1 \text{ K Ohms}$ , $T_C = 115^{\circ}\text{C}$ All Trigger Modes	$V_{\text{GD}}$	0.20	—	—	Vdc
Holding Current $V_D = 24 \text{ Vdc}$ , Peak Initiating Current = 0.5 A, Pulse Width = 0.1 to 10 ms, Gate Trigger Source = 7 V, 20 Ohms $T_C = +25^{\circ}\text{C}$ $T_C = -40^{\circ}\text{C}$	$I_{\text{H}}$	— —	— —	50 100	mAdc
Latching Current $V_D = 24 \text{ Vdc}$ , Gate Trigger Source = 15 V, 100 Ohms, Pulse Width = 50 $\mu\text{s}$ , 5 $\mu\text{s}$ Maximum Rise and Fall Times MT2 (+), Gate (+); MT2 (-), Gate (-); MT2 (+), Gate (-); $T_C = 25^{\circ}\text{C}$ MT2 (+), Gate (+); MT2 (-), Gate (-); MT2 (+), Gate (-); $T_C = -40^{\circ}\text{C}$	$I_{\text{L}}$	— —	— —	100 200	mAdc

FIGURE 1 — CURRENT DERATING





FIGURE 2 — MAXIMUM ON-STATE POWER DISSIPATION



**MOTOROLA****SC260  
SC260( )3  
SC261****BIDIRECTIONAL TRIODE THYRISTORS**

... designed primarily for industrial and military applications for the control of ac loads in applications such as light dimmers, power supplies, heating controls, motor controls, welding equipment and power switching systems; or wherever full-wave, silicon gate controlled solid-state devices are needed.

- All Diffused and Glass Passivated Junctions for Greater Stability
- Pressfit, Stud and Isolated Stud Packages
- Gate Triggering Guaranteed In All 3 Quadrants

**MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Repetitive Peak Off-State Voltage $T_C = -40^{\circ}\text{C}$ to $+115^{\circ}\text{C}$ SC260B, SC260B3, SC261B SC260D, SC260D3, SC261D SC260E, SC260E3, SC261E SC260M, SC260M3, SC261M	$V_{DRM}$	200 400 500 600	Volts
RMS On-State Current	$I_T(\text{RMS})$	25	Amp
Peak Non-Repetitive Surge Current (One Cycle, 60 Hz)	$I_{TSM}$	250	Amp
Circuit Fusing Considerations $t = 1.0$ ms $t = 8.3$ ms	$I^2 t$	150 260	$\text{A}^2\text{s}$
Peak Gate Power (Pulse Width = 10 $\mu\text{s}$ )	$P_{GM}$	10	Watts
Average Gate Power	$P_{G(AV)}$	0.5	Watt
Peak Gate Current	$I_{GM}$	2	Amp
Operating Junction Temperature Range	$T_J$	-40 to +115	$^{\circ}\text{C}$
Storage Temperature Range	$T_{stg}$	-40 to +125	$^{\circ}\text{C}$
Stud Torque	—	30	in. lb.

**THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case SC260, SC261 SC260( )3	$R_{\theta JC}$	1.8 1.95	$^{\circ}\text{C}/\text{W}$

**TRIACS**

25 AMPERES RMS  
200-600 VOLTS

**SC261**

STYLE 2  
1 MT1  
2 GATE  
CASE MT2



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	12.73	12.83	0.501	0.509
F	—	4.06	—	0.160
G	2.16	2.41	0.085	0.095
H	1.52	1.78	0.060	0.070
J	7.62	8.89	0.300	0.350
K	—	26.67	—	1.050
L	—	17.62	—	0.670
Q	1.40	2.16	0.055	0.085

CASE 310-01

**2.3****SC260**

STYLE 2  
PIN 1 MT1  
2 GATE  
3 MT2




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	26.67	30.43	1.050	1.190
F	3.43	4.06	0.135	0.160
H	2.29 REF	—	0.090 REF	—
I	10.67	11.56	0.420	0.455
K	16.75	17.02	0.620	0.670
L	7.62	8.89	0.300	0.350
Q	1.40	2.16	0.055	0.085
T	1.65 REF	—	0.065 REF	—
Q	12.73	12.83	0.501	0.509

CASE 263-03

**SC260( )3**

STYLE 2  
1 MT1  
2 GATE  
3 MT2



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.00	14.20	0.551	0.559
B	12.73	12.83	0.501	0.509
C	—	25.1	—	1.000
F	—	4.06	—	0.160
G	2.16	2.41	0.085	0.095
H	1.60	2.03	0.063	0.079
I	10.67	11.56	0.420	0.455
K	7.62	8.89	0.300	0.350
L	6.48	6.99	0.255	0.273
Q	1.40	2.16	0.055	0.085
T	3.43	3.81	0.135	0.150

CASE 311-01



# ELECTRICAL CHARACTERISTICS

( $T_C = +25^{\circ}\text{C}$  unless otherwise noted. Values apply for either polarity of Main Terminal 2 characteristics referenced to Main Terminal 1.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Off-State Current $V_D = \text{Rated } V_{DRM} = \text{Peak Off-State Voltage, Gate Open-Circuited}$ $T_C = +25^{\circ}\text{C}$ $T_C = +115^{\circ}\text{C}$	$I_{DRM}$	—	—	0.2 1	mA
Peak On-State Voltage $I_{TM} = 35 \text{ A Peak, Pulse Width} = 1 \text{ ms, Duty Cycle} \leq 2\%$	$V_{TM}$	—	—	1.58	Volts
Critical Rate of Rise of Off-State Voltage Rated $V_{DRM}$ , Gate Open-Circuited, Exponential Waveform $T_C = +115^{\circ}\text{C}$	$dv/dt$	50	—	—	Volts/ $\mu\text{s}$
Critical Rate-of-Rise of Commutating Off-State Voltage $I_{T(RMS)} = \text{Rated RMS On-State Current}$ $V_{DRM} = \text{Rated Peak Off-State Voltage, Gate Open-Circuited, Commutating } di/dt = 13.5 \text{ A/ms,}$ $T_C = +80^{\circ}\text{C}$	$dv/dt(c)$	5	—	—	Volts/ $\mu\text{s}$
DC Gate Trigger Current $V_D = 12 \text{ Vdc}$ MT2 (+), Gate (+); MT2 (-), Gate (-); $R_L = 100 \text{ Ohms}$ MT2 (+), Gate (-); $R_L = 50 \text{ Ohms}$	$I_{GT}$	—	—	50 50	mAdc
DC Gate Trigger Current $V_D = 12 \text{ Vdc,}$ MT2 (+), Gate (+); MT2 (-), Gate (-); $R_L = 50 \text{ Ohms}$ MT2 (+), Gate (-); $R_L = 25 \text{ Ohms}$ $T_C = -40^{\circ}\text{C}$	$I_{GT}$	—	—	80 80	
DC Gate Trigger Voltage $V_D = 12 \text{ Vdc}$ MT2 (+), Gate (+); MT2 (-), Gate (-); $R_L = 100 \text{ Ohms}$ MT2 (+), Gate (-); $R_L = 50 \text{ Ohms}$	$V_{GT}$	—	—	2.5 2.5	Vdc
DC Gate Trigger Voltage $V_D = 12 \text{ Vdc,}$ MT2 (+), Gate (+); MT2 (-), Gate (-); $R_L = 50 \text{ Ohms}$ MT2 (+), Gate (-); $R_L = 25 \text{ Ohms}$ $T_C = -40^{\circ}\text{C}$	$V_{GT}$	—	—	3.5 3.5	Vdc
DC Gate Non-Trigger Voltage $V_D = \text{Rated } V_{DRM}, R_L = 1 \text{ K Ohms, All Trigger Modes}$ $T_C = 115^{\circ}\text{C}$	$V_{GD}$	0.25	—	—	Vdc
Holding Current $V_D = 24 \text{ Vdc, Peak Initiating Current} = 0.5 \text{ A, Pulse Width} = 0.1 \text{ to } 10 \text{ ms, Gate Trigger Source} = 7 \text{ V, } 20 \text{ Ohms}$ $T_C = 25^{\circ}\text{C}$ $T_C = -40^{\circ}\text{C}$	$I_H$	—	—	75 100	mAdc
Latching Current $V_D = 24 \text{ Vdc, Gate Trigger Source} = 15 \text{ V, } 100 \text{ Ohms, Pulse Width} = 50 \mu\text{s, } 5 \mu\text{s Maximum Rise and Fall Times}$ MT2 (+), Gate (+); MT2 (-), Gate (-) MT2 (+), Gate (-) MT2 (+), Gate (+); MT2 (-), Gate (-); MT2 (+), Gate (-) $T_C = 25^{\circ}\text{C}$ $T_C = 25^{\circ}\text{C}$ $T_C = -40^{\circ}\text{C}$ $T_C = -40^{\circ}\text{C}$	$I_L$	—	—	100 200 200 400	mAdc

FIGURE 1 – CURRENT DERATING





FIGURE 2 – MAXIMUM ON-STATE POWER DISSIPATION





# MOTOROLA

## T2322 T2323 series




### SILICON BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for ac power switching. The gate sensitivity of these triacs permits the use of economical transistorized or integrated circuit control circuits, and it enhances their use in low-power phase control and load-switching applications.

- Very High Gate Sensitivity
- Low On-State Voltage at High Current Levels
- Glass-Passivated Chip for Stability
- Small, Rugged Thermopad Construction for Low Thermal Resistance, High Heat Dissipation and Durability

### SENSITIVE GATE TRIACS

2.5 AMPERES RMS  
50-500 VOLTS



## 2.3

### MAXIMUM RATING (Apply for $T_J = -40$ to $100^\circ\text{C}$ unless otherwise noted)


Rating	Suffix	Symbol	Value	Unit
Peak Repetitive Off-State Voltage T2322, T2323	F A B C D E	$V_{DRM}$	50 100 200 300 400 500	Volts
RMS On-State Current ( $T_C = 70^\circ\text{C}$ ) (Full-cycle sine wave 50 to 60 Hz)		$I_T(RMS)$	2.5	Amps
Peak Nonrepetitive Surge Current (One Full Cycle, 60 Hz)		$I_{TSM}$	25	Amps
Circuit Fusing ( $t \leq 8.3$ ms)		$I^2t$	2.6	$\text{A}^2\text{s}$
Peak Gate Power (1.0 $\mu\text{s}$ )		$P_{GM}$	10	Watts
Average Gate Power ( $T_C = 60^\circ\text{C} + 38.3$ ms)		$P_{G(AV)}$	0.15	Watt
Peak Gate Current (1.0 $\mu\text{s}$ )		$I_{GM}$	0.5	Amp
Operating Junction Temperature Range		$T_J$	-40 to +110	$^\circ\text{C}$
Storage Temperature Range		$T_{stg}$	-40 to +150	$^\circ\text{C}$
Mounting Torque (6-32 Screw), Note 2			8.0	in. lb.

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.5	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	60	$^\circ\text{C}/\text{W}$

#### NOTES

- 1 Ratings apply for open gate conditions. Thyristor devices shall not be tested with a constant current source for blocking capability such that the voltage applied exceeds the rated blocking voltage.
- 2 Torque rating applies with use of torque washer (Shakeproof WD19523 or equivalent). Mounting torque in excess of 6 in. lb. does not appreciably lower case-to-sink thermal resistance. Main terminal 2 and heatsink contact pad are common.  
For soldering purposes (either terminal connection or device mounting), soldering temperatures shall not exceed  $+200^\circ\text{C}$ , for 10 seconds. Consult factory for lead bending options.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
E	2.92	3.18	0.115	0.125
F	2.31	2.46	0.091	0.097
G	1.27	2.41	0.050	0.095
H	0.38	0.64	0.015	0.025
J	15.11	16.64	0.595	0.655
K	30 TYP		30 TYP	
L	3.76	4.01	0.148	0.158
M	1.14	1.40	0.045	0.055
N	0.64	0.89	0.025	0.035
O	3.68	3.94	0.145	0.155
P	1.02		0.040	

CASE 77-04  
TO 126

## T2322, T2323 Series

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  and either polarity of MT2 to MT1 voltage unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Blocking Current (Note 1) ( $V_D = \text{Rated } V_{\text{DRM}}, T_J = 100^\circ\text{C}$ )	$I_{\text{DRM}}$	—	0.2	0.75	mA
Peak On-State Voltage ( $I_{\text{TM}} = 10 \text{ A Peak}$ ) T2323 Series T2322 Series	$V_{\text{TM}}$	— —	1.7 1.7	2.6 2.2	Volts
Gate Trigger Current, Continuous dc (All Modes) ( $V_D = 12 \text{ V}, R_L = 30 \Omega$ ) T2322 Series MT2(+), G(+); MT2(-), G(-) T2323 Series MT2(+), G(-); MT2(-), G(+); T2323 Series	$I_{\text{GT}}$	— — — —	— — — —	10 25 40	mA
Gate Trigger Voltage, Continuous dc ( $V_D = 12 \text{ Vdc}, R_L = 30 \Omega, T_C = 25^\circ\text{C}$ ) ( $V_D = V_{\text{DROM}}, R_L = 125 \Omega, T_C = 100^\circ\text{C}$ )	$V_{\text{GT}}$	— 0.15	1.0 —	2.2 —	Volts
Holding Current ( $V_D = 12 \text{ V}, I_{\text{TM}} = 150 \text{ mA}$ , Gate Open)	$I_{\text{H}}$	—	15	30	mA
Gate Controlled Turn-On Time ( $V_D = \text{Rated } V_{\text{DRM}}, I_{\text{TM}} = 10 \text{ A pk}, I_{\text{G}} = 60 \text{ mA}$ )	$t_{\text{gt}}$	—	1.8	2.5	$\mu\text{s}$
Critical Rate of Rise of Off-State Voltage ( $V_D = \text{Rated } V_{\text{DRM}}$ , Exponential Waveform, $T_C = 100^\circ\text{C}$ )	$dv/dt$	10	100	—	$\text{V}/\mu\text{s}$
Critical Rate of Rise of Commutation Voltage ( $V_D = \text{Rated } V_{\text{DRM}}, I_{\text{TM}} = 3.5 \text{ A pk}$ , Commutating $di/dt = 1.8 \text{ A/ms}$ , Gate Unenergized, $T_C = 90^\circ\text{C}$ )	$dv/dt(c)$	1.0	4.0	—	$\text{V}/\mu\text{s}$

Note 1: Ratings apply for open gate conditions. Devices shall not be tested with a constant current source for blocking voltage such that the voltage applied exceeds the rated blocking voltage.



# MOTOROLA

# T2500




## SILICON BIDIRECTIONAL THYRISTORS

... designed primarily for full-wave ac control applications, such as light dimmers, motor controls, heating controls and power supplies.

- Blocking Voltage to 800 Volts
- All Diffused and Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt Construction for Low Thermal Resistance, High Heat Dissipation and Durability

## TRIACS (THYRISTORS)

6 AMPERES RMS  
200-800 VOLTS



# 2.3


## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Repetitive Peak Off-State Voltage (1) ( $T_J = -40$ to $+100^\circ\text{C}$ ) Gate Open	$V_{DROM}$		Volts
T2500		200	
B		400	
D		600	
M		800	
N			
On-State Current RMS ( $T_C = +80^\circ\text{C}$ ) Full Cycle Sine Wave 50 to 60 Hz	$I_T(\text{RMS})$	6	Amp
Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz, $T_C = +80^\circ\text{C}$ )	$I_{TSM}$	60	Amp
Circuit Fusing Considerations ( $T_J = -40$ to $+100^\circ\text{C}$ , $t = 1.25$ to $10$ ms)	$I^2t$	18	$\text{A}^2\text{s}$
Peak Gate Power ( $T_C = +80^\circ\text{C}$ , Pulse Width = $1 \mu\text{s}$ )	$P_{GM}$	16	Watts
Average Gate Power ( $T_C = +80^\circ\text{C}$ , $t = 8.3$ ms)	$P_{G(AV)}$	0.2	Watt
Peak Gate Trigger Current (Pulse Width = $10 \mu\text{s}$ )	$I_{GTM}$	4	Amp
Operating Junction Temperature Range	$T_J$	-40 to +100	$^\circ\text{C}$
Storage Temperature Range	$T_{STG}$	-40 to +150	$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.7	$^\circ\text{C/W}$

(1) Ratings apply for open gate conditions. Thyristor devices shall not be tested with a constant current source for blocking capability such that the voltage applied exceeds the rated blocking voltage.



STYLE 2.  
PIN 1. BASE  
2. EMITTER  
3. COLLECTOR  
4. EMITTER


DIM	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14		0.045	
Z	-	2.03	-	0.080

CASE 221-02  
TO-220 AB

All JEDEC dimensions and notes apply

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Off-State Current (Either Direction) Rated $V_{DROM}$ @ $T_J = 100^\circ\text{C}$ , Gate Open	$I_{DROM}$	—	—	2	mA
Maximum On-State Voltage (Either Direction) $I_T = 30$ A Peak	$V_{TM}$	—	—	2	Volts
Gate Trigger Current, Continuous dc $V_D = 12$ Vdc, $R_L = 12$ Ohms $V_{MT2 (+)}, V_G (+)$ $V_{MT2 (+)}, V_G (-)$ $V_{MT2 (-)}, V_G (-)$ $V_{MT2 (-)}, V_G (+)$	$I_{GT}$	— — — —	10 20 15 30	25 60 25 60	mA
Gate Trigger Voltage, Continuous dc (All Quadrants) $V_D = 12$ Vdc, $R_L = 12$ Ohms $V_D = V_{DROM}$ , $R_L = 125$ Ohms, $T_C = 100^\circ\text{C}$	$V_{GT}$	— 0.2	1.25 —	2.5 —	Volts
Holding Current (Either Direction) Main Terminal Voltage = 12 Vdc, Gate Open, Initiating Current = 150 mA, $T_C = 25^\circ\text{C}$	$I_{HO}$	—	15	30	mA
Gate Controlled Turn-On Time Rated $V_{DROM}$ , $I_T = 10$ A, $I_{GT} = 160$ mA, Rise Time = 0.1 $\mu\text{s}$	$t_{gt}$	—	1.6	—	$\mu\text{s}$
Critical Rate of Rise of Commutation Voltage Rated $V_{DROM}$ , $I_T(\text{RMS}) = 6$ A, Commutating $di/dt = 3.2$ A/ms, Gate Unenergized, $T_C = 80^\circ\text{C}$	$dv/dt(C)$	—	10	—	V/ $\mu\text{s}$
Critical Rate of Rise of Off-State Voltage Rated $V_{DROM}$ , Exponential Voltage Rise, Gate Open, $T_C = 100^\circ\text{C}$	$dv/dt$	100 75	— —	— —	V/ $\mu\text{s}$
		T2500B T2500D,M,N			



Trigger devices are recommended for gating on Triacs. They provide:

1. Consistent predictable turn-on points.
2. Simplified circuitry.
3. Fast turn-on time for cooler, more efficient and reliable operation.

## ELECTRICAL CHARACTERISTICS of RECOMMENDED BIDIRECTIONAL SWITCHES

USAGE	General	
PART NUMBER	MBS4991	MBS4992
$V_S$	6.0 – 10 V	7.5 9.0 V
$I_S$	350 $\mu\text{A}$ Max	120 $\mu\text{A}$ Max
$V_{S1} - V_{S2}$	0.5 V Max	0.2 V Max
Temperature Coefficient	0.02%/°C Typ	

See AN-526 for Theory and Characteristics of Silicon Bidirectional Switches.



# MOTOROLA

# T2800 T2802



## BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for full-wave ac control applications, such as light dimmers, motor controls, heating controls and power supplies.

- Blocking Voltage to 600 Volts
- All Diffused and Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- T2800 — Four Quadrant Gating  
T2802 — Two Quadrant Gating

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Off-State Voltage (1) ( $T_J = -40$ to $+100^\circ\text{C}$ ) Gate Open	$V_{DRM}$	200 300 400 500 600	Volts
RMS On-State Current (Conduction Angle = $360^\circ\text{C}$ )	$I_T(\text{RMS})$	8	Amp
Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz, $T_J = +80^\circ\text{C}$ )	$I_{TSM}$	100	Amp
Fusing Current ( $T_J = -40$ to $+100^\circ\text{C}$ , $t = 1.25$ to $10$ ms)	$I^2_t$	50	$\text{A}^2\text{s}$
Peak Gate Power (Pulse Width = $1 \mu\text{s}$ )	$P_{GM}$	16	Watts
Average Gate Power	$P_{G(AV)}$	0.35	Watt
Peak Gate Trigger Current (Pulse Width = $1 \mu\text{s}$ )	$I_{GTM}$	4	Amp
Operating Junction Temperature Range	$T_J$	$-40$ to $+100$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-40$ to $+150$	$^\circ\text{C}$


## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.2	$^\circ\text{C/W}$


- (1) Ratings apply for open gate conditions. Thyristor devices should not be tested with a constant current source for blocking capability such that the voltage applied exceeds the rated blocking voltage.

## TRIACS

8 AMPERES RMS  
200–600 VOLTS



# 2.3



STYLE 4:  
1. MT1  
2. MT2  
3. GATE  
4. MT2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.50	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
O	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	8.48	0.235	0.335
U	0.00	1.27	0.000	0.050
V	1.14	~	0.045	~
Z	~	2.03	~	0.080

CASE 221A-02  
TO-220 AB

All JEDEC dimensions and notes apply



ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Off-State Current (Either Direction) Rated $V_{DRM}$ @ $T_C = 100^\circ\text{C}$ , Gate Open	$I_{DRM}$	—	—	2	mA
Peak On-State Voltage (Either Direction) $I_T = 30$ A Peak	$V_{TM}$	—	1.7	2	Volts
Gate Trigger Current, Continuous dc $V_D = 12$ Vdc, $R_L = 12$ Ohms $V_{MT2} (+)$ , $V_{G} (+)$ T2800 T2802 $V_{MT2} (+)$ , $V_{G} (-)$ T2800 Only $V_{MT2} (-)$ , $V_{G} (-)$ T2800 T2802 $V_{MT2} (-)$ , $V_{G} (+)$ T2800 Only	$I_{GT}$	— — — — — —	10 25 20 15 25 30	25 50 60 25 50 60	mA
Gate Trigger Voltage, Continuous dc (All Polarities) $V_D = 12$ Vdc, $R_L = 100$ Ohms $R_L = 125$ Ohms, $V_D = V_{DRM}$ , $T_C = 100^\circ\text{C}$	$V_{GT}$	— 0.2	1.25 —	2.5 —	Volts
Holding Current (Either Direction) $V_D = 12$ Vdc, Gate Open, $I_T = 125$ mA T2800 T2802	$I_{HO}$	— —	15 20	30 60	mA
Gate Controlled Turn-On Time Rated $V_{DROM}$ , $I_T = 10$ A, $I_{GT} = 80$ mA, Rise Time = $0.1 \mu\text{s}$	$t_{gt}$	—	1.6	—	$\mu\text{s}$
Critical Rate of Rise of Commutation Voltage Rated $V_{DRM}$ , $I_T(\text{RMS}) = 8.0$ A, Commutating $di/dt = 4.3$ A/ms, Gate Unenergized, $T_C = 80^\circ\text{C}$	$dv/dt(c)$	—	10	—	V/ $\mu\text{s}$
Critical Rate of Rise of Off-State Voltage Rated $V_{DRM}$ , Exponential Voltage Rise, Gate Open, $T_C = 100^\circ\text{C}$  T2800 } B T2802 } C } D } E } M	$dv/dt$	100 85 75 65 60	— — — — —	— — — — —	V/ $\mu\text{s}$

FIGURE 1 – CURRENT DERATING





FIGURE 2 – POWER DISSIPATION





# MOTOROLA

# T2801



## BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for full-wave ac control applications, such as light dimmers, motor controls, heating controls and power supplies.

- Blocking Voltage to 600 Volts
- All Diffused and Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt Construction for Low Thermal Resistance, High Heat Dissipation and Durability

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Off-State Voltage (1) ( $T_J = -40$ to $+100^\circ\text{C}$ ) Gate Open	$V_{DRM}$		Volts
T2801	B	200	
	C	300	
	D	400	
	E	500	
	M	600	
RMS On-State Current ( $T_C = +80^\circ\text{C}$ ) (Conduction Angle = $360^\circ$ )	$I_T(\text{RMS})$	6	Amp
Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz)	$I_{TSM}$	80	Amp
Fusing Current ( $T_J = -40$ to $+100^\circ\text{C}$ , $t = 1$ to $8.3$ ms)	$I^2t$	35	$\text{A}^2\text{s}$
Peak Gate Power ( $T_C = +80^\circ\text{C}$ , Pulse Width = $2 \mu\text{s}$ )	$P_{GM}$	16	Watts
Average Gate Power ( $T_C = +80^\circ\text{C}$ , $t = 8.3$ ms)	$P_{G(AV)}$	0.35	Watt
Peak Gate Trigger Current (Pulse Width = $1 \mu\text{s}$ )	$I_{GTM}$	4	Amp
Operating Junction Temperature Range	$T_J$	$-40$ to $+100$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-40$ to $+150$	$^\circ\text{C}$


## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.2	$^\circ\text{C/W}$


(1) Ratings apply for open gate conditions. Thyristor devices shall not be tested with a constant current source for blocking capability such that the voltage applied exceeds the rated blocking voltage.

## TRIACS

6 AMPERES RMS  
200-600 VOLTS



# 2.3



STYLE 4:

- PIN 1, MT1
- MT2
- GATE
- MT2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
E	3.61	3.73	0.142	0.147
F	2.41	2.67	0.095	0.105
G	2.79	3.83	0.110	0.155
H	0.36	0.56	0.014	0.022
I	12.70	14.27	0.500	0.562
J	1.14	1.39	0.045	0.055
K	4.83	5.33	0.190	0.210
L	2.54	3.04	0.100	0.120
M	2.04	2.79	0.080	0.110
N	1.14	1.39	0.045	0.055
O	5.97	6.48	0.235	0.255
P	0.00	1.27	0.000	0.050
Q	1.14	-	0.045	-
R	-	2.03	-	0.080

CASE 221A - 02  
TO-220 AB

All JEDEC dimensions and notes apply

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ , Either Polarity of MT2-to-MT1 Voltage, unless otherwise specified)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Off-State Current Rated $V_{DRM}$ , Gate Open, $T_J = 100^{\circ}\text{C}$	$I_{DRM}$	—	—	2	mA
Peak On-State Voltage $I_{TM} = 30\text{ A Peak}$ ; Pulse Width = 1 to 2 ms, Duty Cycle $\leq 2\%$	$V_{TM}$	—	2	3	Volts
Gate Trigger Current, Continuous dc (1) $V_D = 12\text{ Vdc}$ , $R_L = 12\text{ Ohms}$	$I_{GT}$	—	25	80	mA
Gate Trigger Voltage, Continuous dc (1) $V_D = 12\text{ Vdc}$ , $R_L = 12\text{ Ohms}$ $V_D = V_{DRM}$ , $R_L = 125\text{ Ohms}$ , $T_C = 100^{\circ}\text{C}$	$V_{GT}$	— 0.2	1.5 —	4 —	Volts
Holding Current (Either Direction) $V_D = 12\text{ Vdc}$ , Gate Open, Initiating Current = 150 mA	$I_H$	—	100	—	mA
Turn-On Time (1) $V_D = \text{Rated } V_{DRM}$ , $I_T = 10\text{ A}$ , $I_{GT} = 80\text{ mA}$ , Rise Time = $0.1\text{ }\mu\text{s}$	$t_{gt}$	—	2.2	—	$\mu\text{s}$
Critical Rate of Rise of Commutation Voltage $V_D = \text{Rated } V_{DRM}$ , $I_T(\text{RMS}) = 6.0\text{ A}$ , Commutating $di/dt = 4.3\text{ A/ms}$ , Gate Unenergized, $T_C = 80^{\circ}\text{C}$	$dv/dt(c)$	—	10	—	V/ $\mu\text{s}$
Critical Rate of Rise of Off-State Voltage $V_D = V_{DRM}$ , Exponential Voltage Rise, Gate Open, $T_C = 100^{\circ}\text{C}$	$dv/dt$				V/ $\mu\text{s}$
T2801	$\left\{ \begin{array}{l} B \\ C \\ D \\ E \end{array} \right.$	50 40 30 20	— — — —	— — — —	

(1) Applies for MT2 (+), G (+), MT2 (-), G (-).

FIGURE 1 – CURRENT DERATING





FIGURE 2 – POWER DISSIPATION





**MOTOROLA**


### SILICON BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for industrial and military applications for full wave control of ac loads in applications such as light dimmers, power supplies, heating controls, motor controls, welding equipment and power switching systems.

- All Diffused and Glass Passivated Junctions for Greater Stability
- Isolated Stud Package
- Gate Triggering Guaranteed In All 4 Quadrants

**TRIACS**  
15 AMPERES RMS  
200-600 VOLTS


**2.3**

### MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Peak Repetitive Off-State Voltage (1) ( $T_J = -65$ to $+100^\circ\text{C}$ ) Gate Open T4120 B D M	$V_{DRM}$	200 400 600	Volts
RMS On-State Current (Conduction Angle = $360^\circ\text{C}$ ) $T_C = +75^\circ\text{C}$	$I_T(\text{RMS})$	15	Amp
Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz)	$I_{TSM}$	100	Amp
Circuit Fusing ( $T_C = -65$ to $+100^\circ\text{C}$ , $t = 1.25$ to $10$ ms)	$I^2t$	50	$\text{A}^2\text{s}$
Peak Gate Power (Pulse Width = $1.0$ $\mu\text{s}$ )	$P_{GM}$	16	Watts
Average Gate Power	$P_{G(AV)}$	0.5	Watt
Peak Gate Trigger Current (Pulse Width = $1$ $\mu\text{s}$ )	$I_{GT(M)}$	4	Amp
Operating Case Temperature Range	$T_C$	$-65$ to $+100$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-65$ to $+150$	$^\circ\text{C}$
Stud Torque	—	30	in. lb.

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.1	$^\circ\text{C/W}$

(1) Ratings apply for open gate conditions. Thyristor devices shall not be tested with a constant current source for blocking capability such that the voltage applied exceeds the rated blocking voltage.

STYLE 2:  
PIN 1. MAIN TERMINAL 1  
2. GATE  
3. MAIN TERMINAL 2  
STUD ISOLATED





DIM	MIN	MAX	MIN	MAX
A	14.00	14.20	0.551	0.559
B	12.73	12.83	0.501	0.505
C	—	26.16	—	1.030
D	1.65	4.06	0.065	0.160
E	—	6.48	—	0.255
F	2.16	2.41	0.085	0.095
G	10.67	11.58	0.420	0.455
H	9.78	10.54	0.385	0.415
I	6.89	7.75	0.275	0.305
J	6.48	6.99	0.255	0.275
K	3.42	3.81	0.135	0.150
L	1.52	1.78	0.060	0.070
M	0.89	2.16	0.035	0.085

CASE 235-02

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ , either polarity of MT2 to MT1 voltage, unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Off-State Current Gate Open Rated $V_{DRM}$ @ $T_C = 100^\circ\text{C}$	$I_{DRM}$	—	—	2	mA
Peak On-State Voltage $I_T = 21\text{ A Peak}$	$V_{TM}$	—	1.4	1.8	Volts
Gate Trigger Current, Continuous dc (1) $V_D = 12\text{ Vdc}$ , $R_L = 30\text{ Ohms}$ $V_{MT2 (+)} \cdot V_G (+) : V_{MT2 (-)} \cdot V_G (-)$ $V_{MT2 (+)} \cdot V_G (-) : V_{MT2 (-)} \cdot V_G (+)$ $V_{MT2 (+)} \cdot V_G (+) : V_{MT2 (-)} \cdot V_G (-)$ , $T_C = -65^\circ\text{C}$ $V_{MT2 (+)} \cdot V_G (-) : V_{MT2 (-)} \cdot V_G (+)$ , $T_C = -65^\circ\text{C}$	$I_{GT}$	—	—	50 80 150 200	mA
Gate Trigger Voltage, Continuous dc (All Quadrants) $V_D = 12\text{ Vdc}$ , $R_L = 30\text{ Ohms}$ $T_C = 25^\circ\text{C}$ $T_C = -65^\circ\text{C}$ $V_D = \text{Rated } V_{DRM}$ , $R_L = 125\text{ Ohms}$ , $T_C = 100^\circ\text{C}$	$V_{GT}$	— — 0.2	— — —	2.5 4 —	Volts
Holding Current $V_D = 12\text{ Vdc}$ , Gate Open $I_T = 500\text{ mA}$ $T_C = 25^\circ\text{C}$ $T_C = -65^\circ\text{C}$	$I_H$	— — —	— — —	75 300 —	mA
Gate Controlled Turn-On Time $V_D = \text{Rated } V_{DRM}$ , $I_{TM} = 25\text{ A Peak}$ , $I_{GT} = 160\text{ mA}$ , Rise Time = $0.1\text{ }\mu\text{s}$	$t_{gt}$	—	1.6	2.5	$\mu\text{s}$
Critical Rate-of-Rise of Commutation Voltage Rated $V_{DRM}$ , $I_T(\text{RMS}) = 15\text{ A}$ , Commutating $di/dt = 8\text{ A/ms}$ , Gate Unenergized, $T_C = 75^\circ\text{C}$	$dv/dt(c)$	2	10	—	$\text{V}/\mu\text{s}$
Critical Rate-of-Rise of Off-State Voltage Rated $V_{DRM}$ , Exponential Voltage Rise, Gate Open, $T_C = 100^\circ\text{C}$ T4120 B D M	$dv/dt$	30 20 10	150 100 75	— — —	$\text{V}/\mu\text{s}$

(1) All Voltage polarity reference to main terminal 1.





# MOTOROLA

# T6400 T6410 T6420



## SILICON BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for industrial and military applications for the control of ac loads in applications such as power supplies, heating controls, motor controls, welding equipment and power switching systems; or wherever full-wave, silicon gate controlled solid-state devices are needed.

- Glass Passivated Junctions and Center Gate Fire
- Press Fit Stud — T6400  
Stud — T6410  
Isolated Stud — T6420
- Gate Triggering Guaranteed in All 4 Quadrants

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Off-State Voltage ( $T_J = -65$ to $+110^\circ\text{C}$ ) Gate Open T6400B, T6410B, T6420B T6400D, T6410D, T6420D T6400M, T6410M, T6420M T6400N, T6410N, T6420N	$V_{DRM}$	200 400 600 800	Volts
On-State Current RMS $T_C$ (Pressfit) = $70^\circ\text{C}$ (Conduction Angle = $360^\circ\text{C}$ ) $T_C$ (Stud) = $65^\circ\text{C}$	$I_T(\text{RMS})$	40	Amp
Peak Surge Current (Non-Repetitive) (One Full Cycle, 60 Hz)	$I_{TSM}$	300	Amp
Circuit Fusing ( $T_J = -65$ to $+110^\circ\text{C}$ , $t = 1.25$ to $10$ ms)	$I_2^2 t$	450	$\text{A}^2\text{s}$
Peak Gate Power (Pulse Width = $10$ $\mu\text{s}$ )	$P_{GM}$	40	Watts
Average Gate Power (Pulse Width = $1$ $\mu\text{s}$ )	$P_{G(AV)}$	0.75	Watt
Peak Gate Current (Pulse Width = $1$ $\mu\text{s}$ )	$I_{GTM}$	12	Amp
Operating Temperature Range	$T_C$	$-65$ to $+110$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-65$ to $+150$	$^\circ\text{C}$
Stud Torque	—	30	in. lb.

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case Pressfit Stud	$R_{\theta JC}$	0.8	$^\circ\text{C}/\text{W}$
Isolated Stud		0.9	
		1.0	

## TRIACS


40 AMPERES RMS  
200–800 VOLTS




STYLE 2

1. MT1  
2. GATE  
CASE MT2

T6400  
PRESS FIT  
CASE 310-01




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	12.33	12.83	0.501	0.506
F		4.06		0.160
G	2.16	2.41	0.085	0.095
H	1.52	1.78	0.060	0.070
J	7.62	8.60	0.300	0.339
K		26.67	-	1.050
L	-	17.02	-	0.670
Q	1.40	2.16	0.055	0.085



STYLE 2  
PIN 1 MT1  
2. GATE  
3 MT2

T6410  
STUD  
CASE 263-03




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.34	15.50	0.604	0.610
B	14.00	14.20	0.551	0.559
C	26.87	30.23	1.056	1.190
D	2.43	4.06	0.135	0.160
E	2.29 REF		0.090 REF	
F	10.67	11.56	0.420	0.455
G	16.75	17.02	0.660	0.670
H	7.82	8.89	0.300	0.350
I	0.140	2.18	0.005	0.086
J	1.65 REF		0.065 REF	
K	12.23	12.83	0.481	0.505



STYLE 2

1. MT1  
2. GATE  
3. MT2

T6420  
ISOLATED STUD  
CASE 311-01



	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	14.00	14.20	0.551	0.559
B	12.73	12.85	0.501	0.508
C	-	32.61	-	1.284
F	-	4.56	-	0.180
D	2.18	2.41	0.085	0.095
H	1.80	2.01	0.063	0.079
J	10.87	11.56	0.420	0.455
K	7.62	8.69	0.300	0.340
L	8.46	8.69	0.266	0.271
Q	1.40	2.18	0.055	0.086
T	3.43	3.81	0.135	0.150

# 2.3



ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Off-State Current (Either Direction) Rated $V_{DRM}$ @ $T_J = 110^\circ\text{C}$ , Gate Open	$I_{DRM}$	—	—	4	mA
Maximum On-State Voltage (Either Direction) $I_T = 100\text{ A Peak}$	$V_{TM}$	—	1.5	2	Volts
Gate Trigger Current, Continuous dc (1) $V_D = 12\text{ Vdc}$ , $R_L = 30\text{ Ohms}$ $V_{MT2 (+)}, V_{G (+)}$ $V_{MT2 (+)}, V_{G (-)}$ $V_{MT2 (-)}, V_{G (-)}$ $V_{MT2 (-)}, V_{G (+)}$ $V_{MT2 (+)}, V_{G (+)}; V_{MT2 (-)}, V_{G (-)}, T_C = -65^\circ\text{C}$ $V_{MT2 (+)}, V_{G (-)}; V_{MT2 (-)}, V_{G (+)}, T_C = -65^\circ\text{C}$	$I_{GT}$	— — — — — —	15 30 20 40 — —	50 80 50 80 125 240	mA
Gate Trigger Voltage, Continuous dc $V_D = 12\text{ Vdc}$ , $R_L = 30\text{ Ohms}$ , $T_C = 25^\circ\text{C}$ $T_C = -65^\circ\text{C}$ $V_D = \text{Rated } V_{DRM}$ , $R_L = 125\text{ Ohms}$ , $T_C = 110^\circ\text{C}$	$V_{GT}$	— — 0.2	1.35 — —	2.5 3.4 —	Volts
Holding Current (Either Direction) $V_D = 12\text{ Vdc}$ , Gate Open Initiating Current = 500 mA $T_C = 25^\circ\text{C}$ $T_C = -65^\circ\text{C}$	$I_{HO}$	— — —	25 — —	60 100 —	mA
Gate Controlled Turn-On Time Rated $V_{DRM}$ , $I_T = 60\text{ A}$ , $I_{GT} = 200\text{ mA}$ , Rise Time = 0.1 $\mu\text{s}$	$t_{gt}$	—	1.7	3	$\mu\text{s}$
Critical Rate of Rise of Commutation Voltage, On-State Conditions: $di/dt = 22\text{ A/ms}$ , Gate Unenergized, $V_D = \text{Rated } V_{DRM}$ , $I_T(\text{RMS}) = 40\text{ A}$ , $T_C(\text{Pressfit}) = 70^\circ\text{C}$ $T_C(\text{Stud}) = 65^\circ\text{C}$	$dv/dt(c)$	—	5	—	$\text{V}/\mu\text{s}$

(1) All voltage polarity reference to main terminal 1.

FIGURE 1 — ON-STATE POWER DISSIPATION





FIGURE 2 — RMS CURRENT DERATING





# MOTOROLA

# T6401 T6411 T6421



## SILICON BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for industrial and military applications for full wave control of ac loads in applications such as light dimmers, power supplies, heating controls, motor controls, welding equipment and power switching systems.

- Glass Passivated Junctions and Center Gate Geometry
- Press Fit, Stud, Isolated Stud Packages
- Gate Triggering Guaranteed In All 4 Modes

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Repetitive Peak Off-State Voltage ( $T_J = -65$ to $+100^\circ\text{C}$ ) Gate Open	$V_{DRM}$	200 400 600	Volts
On-State Current RMS (Conduction Angle = $360^\circ\text{C}$ ) $T_C \leq +65^\circ\text{C}$	$I_T(\text{RMS})$	30	Amp
Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz)	$I_{TSM}$	300	Amp
Circuit Fusing ( $T_J = -65$ to $+100^\circ\text{C}$ , $t = 1.25$ to $10$ ms)	$I^2t$	450	$\text{A}^2\text{s}$
Peak Gate Power (Pulse Width = $1.0 \mu\text{s}$ )	$P_{GM}$	40	Watts
Average Gate Power	$P_{G(AV)}$	0.75	Watt
Peak Gate Current Pulse Width $\leq 1 \mu\text{s}$	$I_{GM}$	2	Amp
Operating Case Temperature Range	$T_C$	$-65$ to $+100$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-65$ to $+150$	$^\circ\text{C}$
Stud Torque	—	30	in. lb.


## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case Pressfit	$R_{\theta JC}$	0.8	$^\circ\text{C}/\text{W}$
Stud		0.9	
Isolated Stud		1.0	

## TRIACS

30 AMPERES RMS  
200–600 VOLTS

### T6401




PRESS FIT  
CASE 310-01



STYLE 2:  
1. MT1  
2. GATE  
CASE MT2

DIM	MIN	MAX	MIN	MAX
A	12.73	12.83	0.501	0.509
F	—	4.98	—	0.196
G	2.16	2.41	0.085	0.095
H	1.62	1.78	0.063	0.070
K	7.62	8.89	0.300	0.350
L	—	26.67	—	1.050
Q	1.40	2.16	0.055	0.085

### T6411




STUD  
CASE 263-03

STYLE 2:  
PIN 1 MT1  
2. GATE  
3. MT2

DIM	MIN	MAX	MIN	MAX
A	16.34	16.50	0.643	0.649
B	14.00	14.20	0.551	0.559
C	26.67	30.23	0.950	1.190
F	—	4.98	—	0.196
H	2.29	REF	0.090	REF
J	10.67	11.55	0.420	0.455
K	15.75	17.02	0.620	0.670
L	7.62	8.89	0.300	0.350
Q	1.40	2.16	0.055	0.085
R	1.65	REF	0.065	REF
T	12.73	12.83	0.501	0.509

### T6421



ISOLATED STUD  
CASE 311-01

STYLE 2:  
1. MT1  
2. GATE  
3. MT2

DIM	MIN	MAX	MIN	MAX
A	14.00	14.20	0.551	0.559
B	12.73	12.83	0.501	0.509
C	—	32.51	—	1.280
F	—	4.98	—	0.196
G	2.16	2.41	0.085	0.095
H	1.60	2.01	0.063	0.079
J	10.67	11.56	0.420	0.455
K	7.62	8.89	0.300	0.350
L	0.48	0.89	0.019	0.035
Q	0.40	2.16	0.055	0.085
T	3.43	5.81	0.135	0.190

2.3

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ , and Either Polarity of MT2 to MT1, unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Off-State Current $V_D = \text{Rated } V_{\text{DRM}} @ T_J = 100^\circ\text{C}, \text{ Gate Open}$	$I_{\text{DRM}}$	—	—	4	mA
Maximum On-State Voltage (Either Direction) $I_{\text{TM}} = 100 \text{ A Peak}$	$V_{\text{TM}}$	—	2.1	2.5	Volts
Gate Trigger Current, Continuous dc (1) $V_D = 12 \text{ Vdc}, R_L = 30 \text{ Ohms}$ $V_{\text{MT2}} (+), V_{\text{G}} (+); V_{\text{MT2}} (-), V_{\text{G}} (-)$ $V_{\text{MT2}} (+), V_{\text{G}} (-); V_{\text{MT2}} (-), V_{\text{G}} (+)$	$I_{\text{GT}}$	— —	20 35	50 80	mA
Gate Trigger Voltage, Continuous dc, All Trigger Modes $V_D = 12 \text{ Vdc}, R_L = 30 \text{ Ohms}$ $V_D = \text{Rated } V_{\text{DRM}}, R_L = 125 \text{ Ohms}, T_C = 100^\circ\text{C}$	$V_{\text{GT}}$	— 0.2	1.35 —	2.5 —	Volts
Holding Current $V_D = 12 \text{ Vdc}, \text{ Gate Open}$ $I_T = 150 \text{ mA}$	$I_{\text{HO}}$	—	—	60	mA
Gate Controlled Turn-On Time $V_D = \text{Rated } V_{\text{DRM}}, I_{\text{TM}} = 45 \text{ A}, I_{\text{GT}} = 200 \text{ mA}, \text{ Rise Time} = 0.1 \mu\text{s}$	$t_{\text{gt}}$	—	1.7	3	$\mu\text{s}$
Critical Rate of Rise of Commutation Voltage, On-State Conditions: $di/dt = 16 \text{ A/ms}, \text{ Gate Unenergized}, V_D = \text{Rated } V_{\text{DRM}},$ $I_T(\text{RMS}) = 30 \text{ A}, T_C = \text{Rated Value from Figure 1}$	$dv/dt(c)$	3	20	—	$\text{V}/\mu\text{s}$
Critical Rate of Rise of Off-State Voltage $V_D = \text{Rated } V_{\text{DRM}}, \text{ Exponential Rise}, T_C = 100^\circ\text{C}$ T6401B, T6411B, T6421B T6401D, T6411D, T6421D T6401M, T6411M, T6421M	$dv/dt$	40 25 20	— — —	— — —	$\text{V}/\mu\text{s}$

FIGURE 1 — CURRENT DERATING





FIGURE 2 — POWER DISSIPATION



# TMOS Power MOSFETs

## Selector Guide


### Contents

Page


TABLE 1 — Plastic .....	3-2
TABLE 2 — Metal .....	3-5
TABLE 3 — Energy Management Series .....	3-7
TABLE 4 — Small-Signal .....	3-7
TABLE 5 — Product Matrix .....	3-8

3.0


# Table 1 — Plastic TMOS Power MOSFETs



(MTP and IRF devices in TO-220)



(MTA devices are in TO-225AA)



(MTH devices are in TO-218)

3.0

V <sub>BRDSS</sub> Volts Min	r <sub>DS(on)</sub> @I <sub>D</sub> (Ohms)		Device	I <sub>pCont</sub> Amps Max	P <sub>D</sub> @ T <sub>C</sub> = 25°C Watts
	Max	Amps			
1000	10	0.5	MTP1N100	1.0	75
950			MTP1N95		
900	8.0	1.0	MTP2N90	2.0	
850			MTP2N85		
600	12	0.5	MTP1N60	1.0	
	2.5	1.5	MTP3N60	3.0	
	1.2	3.0	MTH6N60	6.0	150
550	12	0.5	MTP1N55	1.0	40
	2.5	1.5	MTP3N55	3.0	75
	1.2	3.0	MTH6N55	6.0	150
500	8.0	0.5	MTP1N50	1.0	50
	6.0	1.0	MTP2P50*	2.0	75
	4.0		MTP2N50		
	2.0	1.5	IRF832	4.0	
	1.5		IRF830	4.5	
		2.0	MTP4N50	4.0	
	0.8	3.5	MTH7N50	7.0	150
450	8.0	0.5	MTP1N45	1.0	50
	6.0	1.0	MTP2P45*	2.0	75
	4.0		MTP2N45		
	2.0	2.5	IRF833	4.0	
	1.5		IRF831	4.5	
		2.0	MTP4N45	4.0	
	0.8	3.5	MTH7N45	7.0	150
400	5.0	1.0	MTP2N40	2.0	50
	3.3	1.5	MTP3N40	3.0	75
	1.5	3.0	IRF732	4.5	
	1.0		IRF730	5.5	
		2.5	MTP5N40	5.0	
	0.55	4.0	MTH8N40	8.0	150
350	5.0	1.0	MTP2N35	2.0	50
	3.3	1.5	MTP3N35	3.0	75
	1.5	3.0	IRF733	4.5	
	1.0		IRF731	5.5	
		2.5	MTP5N35	5.0	
	0.55	4.0	MTH8N35	8.0	150
250	0.50	5.0	MTP10N25	10	100
	2.0	1.0	MTP2N25	2.0	50

\*Indicates P-Channel

**Table 1 — Plastic TMOS Power MOSFETs  
TO-220AB, TO-225AA and TO-218AC (continued)**

CASE 221A-02, CASE 77-04 CASE 340-01



V <sub>(BR)DSS</sub> Volts Min	r <sub>DS(on)</sub> @ I <sub>D</sub> (Ohms)		Device	I <sub>D</sub> Cont Amps Max	P <sub>D</sub> @ T <sub>C</sub> = 25°C Watts
	Max	Amps			
200	2.4	1.25	IRF612	2.0	20
	1.8	1.0	MTP2N20		50
	1.5	1.25	IRF610	2.5	20
	1.2	2.0	MTA4N20	4.0	30
		2.5	IRF622		40
	1.0	2.5	MTP5N20	5.0	75
	0.8		IRF620	5.0	40
	0.7	3.5	MTP7N20	7.0	75
	0.6	5.0	IRF632	8.0	
	0.4		IRF630	9.0	
		4.0	MTP8N20	8.0	
	0.35	6.0	MTP12N20	12	100
	0.22	10	IRF642	16	125
	0.18	10	IRF640	18	
	0.16	7.5	MTH15N20	15	150
180	1.8	1.0	MTP2N18	2.0	50
	1.2	2.0	MTA4N18	4.0	30
	1.0	2.5	MTP5N18	5.0	75
	0.7	3.5	MTP7N18	7.0	
	0.4	4.0	MTP8N18	8.0	
	0.35	6.0	MTP12N18	12	100
	0.16	7.5	MTH15N18	15	150
			IRF613	2.0	20
150	1.5		IRF611	2.5	
	1.3	1.5	MTP3N15	3.0	50
	1.2	2.5	IRF623	4.0	40
	0.9		MTA5N15	5.0	30
	0.8		IRF621	4.0	40
	0.7	3.5	MTP7N15	7.0	75
	0.6	5.0	IRF633	8.0	
	0.5	4.0	MTP8N15	8.0	
	0.4	5.0	IRF631	9.0	
	0.3	5.0	MTP10N15	10	
	0.25	7.5	MTP15N15	15	100
	0.22		IRF643	16	125
	0.18	10	IRF641	18	
	0.12		MTH20N15	20	150
	1.3	1.5	MTP3N12	3.0	50
120	1.2	2.5	MTA5N12	5.0	30
	0.7	3.5	MTP7N12	7.0	75
	0.5	4.0	MTP8N12	8.0	
	0.3	5.0	MTP10N12	10	
	0.25	7.5	MTP15N12	15	100
	0.12	10	MTH20N12	20	150
			MTP4N10	4.0	50
	0.8	2.0	IRF512	3.5	20
100	0.6		IRF510	4.0	
		3.0	MTA6N10	6.0	30
	0.5	4.0	MTP8N10	8.0	75
	0.4		MTP8P10*		
			IRF522	7.0	40
	0.33	5.0	MTP10N10	10	75
	0.3	4.0	IRF520	8.0	40
	0.25	8.0	IRF532	12	75
	0.18		IRF530	14	
		6.0	MTP12N10	12	
	0.15	10	MTP20N10	20	100
	0.11	15	IRF542	24	125
	0.085		IRF540	27	
	0.070	12.5	MTH25N10	25	150

\*Indicates P-Channel

3.0



**Table 1 — Plastic TMOS Power MOSFETs  
TO-220AB, TO-225AA and TO-218AC (continued)**

CASE 221A-02, CASE 77-04 CASE 340-01




V(BR)DSS Volts Min	r <sub>DS(on)</sub> @ I <sub>D</sub> (Ohms)		Device	I <sub>g</sub> Cont Amps Max	P <sub>D</sub> @ T <sub>C</sub> = 25°C Watts
	Max	Amps			
80	0.8	2.0	MTP4N08	4.0	50
	0.6	3.0	MTA6N08	6.0	30
	0.5	4.0	MTP8N08	8.0	75
	0.4		MTP8P08*		
	0.33	5.0	MTP10N08	10	
	0.18	6.0	MTP12N08	12	
	0.15	10	MTP20N08	20	100
	0.07	12.5	MTH25N08	25	150
60	0.8	2.0	IRF513	3.5	20
	0.6		IRF511	4.0	
		2.5	MTP5N06	5.0	50
	0.4	3.5	MTA7N06	7.0	30
		4.0	IRF523		40
	0.3		IRF521	8.0	
	0.28	5.0	MTP10N06	10	75
	0.25	8.0	IRF533	12	
	0.20	6.0	MTP12N06		
	0.18	8.0	IRF531	14	
	0.16	7.5	MTP15N06	15	
	0.11	15	IRF543	24	125
	0.085		IRF541	27	
	0.08	12.5	MTP25N06	25	100
	0.055	17.5	MTH35N06	35	150
50	0.8	2.5	MTP5N05	5.0	50
	0.4	3.5	MTA7N05	7.0	30
	0.28	5.0	MTP10N05	10	75
	0.20	6.0	MTP12N05	12	
	0.16	7.5	MTP15N05	15	
	0.10	6.0	BUZ10	12	
	0.08	12.5	MTP25N05	25	100
	0.055	17.5	MTH35N05	35	150

\*Indicates P-Channel

# Table 2 — Metal TMOS Power MOSFETs TO-204 (Formerly TO-3)

CASE 1-04 and CASE 1-05



Drain connected to case

$V_{(BR)SS}$ Volts Min	$r_{DS(on)}$ @ $I_D$ (Ohms) Max	Amps	Device	$I_{pCont}$ Amps Max	$P_D$ @ $T_C = 25^\circ C$ Watts
1000	10	0.5	MTM1N100	1.0	75
950			MTM1N95		
900	8.0	1.0	MTM2N90	2.0	
850			MTM2N85		
800	2.5	1.5	MTM3N60	3.0	150
	1.2	3.0	MTM6N60	6.0	
550	2.5	1.5	MTM3N55	3.0	
	1.2	3.0	MTM6N55	6.0	
500	6.0	1.0	MTM2P50*	2.0	75
	4.0		MTM2N50		
	2.0	2.5	IRF432	4.0	
	1.5		IRF430	4.5	
		2.0	MTM4N50	4.0	150
		3.0	2N6762	4.5	
	0.8	3.5	MTM7N50	7.0	
	0.4	7.5	MTM15N50	15	
450	6.0	1.0	MTM2P45*	2.0	75
	4.0		MTM2N45		
	2.0	2.5	IRF433, 2N6761	4.0	
	1.5		IRF431	4.5	
		2.0	MTM4N45	4.0	150
	0.8	3.5	MTM7N45	7.0	
	0.40	7.5	MTM15N45	15	
400	3.3	1.5	MTM3N40	3.0	75
	1.5	3.0	IRF332	4.5	
	1.0		IRF330	5.5	
		2.5	MTM5N40	5.0	
		3.5	2N6760	5.5	150
	0.55	4.0	MTM8N40	8.0	
	0.30	7.5	MTM15N40	15	
350	3.3	1.5	MTM3N35	3.0	75
	1.5	3.0	IRF333, 2N6759	4.5	
	1.0		IRF331	5.5	
		2.5	MTM5N35	5.0	
	0.55	4.0	MTM8N35	8.0	150
	0.30	7.5	MTM15N35	15	
250	0.50	5.0	MTM10N25	10	100
200	1.2	2.5	IRF222	4.0	
	1.0		MTM5N20	5.0	
	0.8		IRF220		75
	0.7	3.5	MTM7N20	7.0	
	0.6	5.0	IRF232	8.0	
	0.4		IRF230	9.0	
		6.0	2N6758		100
		4.0	MTM8N20	8.0	
	0.35	6.0	MTM12N20	12	
	0.22	10	IRF242	16	
	0.18		IRF240	18	150
	0.16	7.5	MTM15N20	15	
	0.12	16	IRF252	25	
	0.085		IRF250	30	
	0.08	20	MTM40N20	40	250
180	1.0	2.5	MTM5N18	5.0	
	0.70	3.5	MTM7N18	7.0	
	0.40	4.0	MTM8N18	8.0	
	0.35	6.0	MTM12N18	12	100
	0.16	7.5	MTM15N18	15	
	0.08	20	MTM40N18	40	

\*Indicates P-Channel

3.0


**Table 2 — Metal TMOS Power MOSFETs  
TO-204 (Formerly TO-3) (continued)**

CASE 1-04 and CASE 1-05

V(BR)DSS Volts Min	r <sub>DS(on)</sub> @ I <sub>D</sub> (Ohms)		Device	I <sub>p</sub> Cont Amps Max	P <sub>D</sub> @ T <sub>C</sub> = 25°C Watts
	Max	Amps			
150	1.2	2.5	IRF223	4.0	40
	0.8		IRF221	5.0	
	0.7	3.5	MTM7N15	7.0	75
	0.6	5.0	2N6757	8.0	
			IRF233		
	0.5	4.0	MTM8N15		
	0.4	5.0	IRF231	9.0	
	0.3		MTM10N15	10	
	0.25	7.5	MTM15N15	15	150
	0.22	10	IRF243	16	125
	0.18		IRF241	18	
	0.12		MTM20N15	20	150
		16	IRF253	25	
	0.085		IRF251	30	
	0.06	22.5	MTM45N15	45	250
120	0.70	3.5	MTM7N12	7.0	75
	0.50	4.0	MTM8N12	8.0	
	0.30	5.0	MTM10N12	10	
	0.25	7.5	MTM15N12	15	150
	0.12	10	MTM20N12	20	
	0.06	22.5	MTM45N12	45	250
	0.5	4.0	MTM8N10	8.0	75
	0.4		MTM8P10*		
100			IRF122	7.0	40
	0.33	5.0	MTM10N10	10	
	0.3	4.0	IRF120	8.0	40
	0.25	8.0	IRF132	12	75
	0.18		IRF130	14	
		6.0	MTM12N10	12	
		9.0	2N6756	14	
	0.15	10	MTM20N10	20	100
	0.11	15	IRF142	24	125
	0.085		IRF140	27	
	0.08	20	IRF152	33	150
	0.07	12.5	MTM25N10	25	
	0.055	20	IRF150	40	
	0.04	27.5	MTM55N10	55	250
	0.50	4.0	MTM8N08	8.0	75
	0.40		MTM8P08*		
80	0.33	5.0	MTM10N08	10	
	0.18	6.0	MTM12N08	12	
	0.15	10	MTM20N08	20	100
	0.07	12.5	MTM25N08	25	150
	0.04	27.5	MTM55N08	55	250
	0.4	4.0	IRF123	7.0	40
	0.3		IRF121	8.0	
	0.28	5.0	MTM10N06	10	75
60	0.25	8.0	IRF133, 2N6755	12	
	0.20	6.0	MTM12N05		
	0.18	8.0	IRF131	14	
	0.16	7.5	MTM15N06	15	
	0.11	15	IRF143	24	125
	0.85		IRF141	27	
	0.08	12.5	MTM25N06	25	100
		20	IRF153	33	150
	0.055	17.5	MTM35N06	35	
		20	IRF151	40	
	0.028	30	MTM60N06	60	250
	0.28	5.0	MTM10N05	10	75
	0.20	6.0	MTM12N06	12	
	0.16	7.5	MTM15N05	15	
	0.08	12.5	MTM25N05	25	100
	0.055	17.5	MTM35N05	35	150
	0.028	30	MTM60N06	60	250
50					

\*Indicates P-Channel


# Table 3 — Energy Management Series TMOS Power MOSFETs



$P_D = 500W$

CASE 346-01

Mounting base is connected to the drain.




$P_D = 250W$

CASE 353-01

$V_{DS}$ (Volts)	$r_{DS(on)} @ I_D$		Device	$I_{p(Cont)}$ (Amps)	$P_D @ T_C = 25^\circ C$ (Watts)
200	0.048	30	MTE60N20	60	250
	0.024	60	MTE120N20	120	500
180	0.048	30	MTE60N18	60	250
	0.024	60	MTE120N18	120	500
150	0.038	32.5	MTE65N15	65	250
	0.020	65	MTE130N15	130	500
120	0.038	32.5	MTE65N12	65	250
	0.020	65	MTE130N12	130	500
100	0.028	37.5	MTE75N10	75	250
	0.012	75	MTE150N10	150	500
80	0.028	37.5	MTE75N08	75	250
	0.012	75	MTE150N08	150	500
60	0.018	50	MTE100N06	100	250
	0.009	100	MTE200N06	200	500
50	0.018	50	MTE100N05	100	250
	0.009	100	MTE200N05	200	500

# Table 4 — TMOS Small-Signal MOSFETs



TO-116  
(MO-001 AA)



TO-205AD  
(TO-39)



TO-206AA  
(TO-18)



TO-226AA  
(TO-92)



TO-226AE

$V_{(BR)DS}$ Volts Min	$r_{DS(on)} @ I_D$ (Ohms)		Device	$I_{pCont}$ Amps Max	$P_D @ T_C = 25^\circ C$ Watts	Package
	Max	Amps				
200	14	0.2	BS107	0.25	0.6	TO-226AA (TO-92)
	6.0	0.1	MPF9200 MFE9200	0.40	1.8	TO-206AA (TO-18)
	5.0	0.2	BS170	0.50	0.6	TO-226AA (TO-92)
90	5.0	1.0	VN90AB	2.0	6.25	TO-205AD (TO-39)
	4.5		VN90AB		2.5	TO-226AE
	4.0		MPF6661 2N6661		6.25	TO-205AD (TO-39)
	2.0		MPF990 MFE990		2.5	TO-226AE
					6.25	TO-205AD (TO-39)
			MFQ990C		4.0	TO-116
60	5.0	0.5	MPF910/MPF10LM MFE910	0.5	2.5	TO-226AE
		0.3	VN67AB		6.25	TO-205AD (TO-39)
	3.0	1.0	MPF6660 2N6660	2.0	2.5	TO-226AE
					6.25	TO-205AD (TO-39)
	1.7		MPF960 MFE960		2.5	TO-226AE
					6.25	TO-205AD (TO-39)
35	2.5		MFQ960C VN35AB		4.0	TO-116
					6.25	TO-205AD (TO-39)
	1.4		MPF930 MFE930		2.5	TO-226AB
					6.25	TO-205AD (TO-39)
			MFQ930C		4.0	TO-116

3.0

# Table 5 — TMOS Product Matrix

I <sub>D</sub> (AMP) V <sub>I</sub> (R)DS Value	≤1	2-2.9	3-3.9	4-5	5-6	7	8	9-10	12-13	14-19	20-24	25-29	30-40	50-75	100-200
1000 950	MTM/MTP 1N100/95		MTM 3N10/95	MTM 4N100/95											
900		MTM/MTP 2N90/85		MTM 4N90/85	MTM 6N60/55		MTM 8N60/55						MTE 40N60/55		
600	MTP 1N60/55	MTM/MTP 2N60/55													
550	MTP 1N50/45	MTM/MTP 2N50/45		MTM/MTP 4N50/45		MTM/MTH 7N50/45	IRF440 IRF441 IRF440 IRF741	MTM/MTH 10N50/45	IRF450 IRF451	MTM/5N 50/45		MTE 25N50/45		MTE 50N50/45	
500		MTM/MTP 2P50/45		IRF430-33											
450				IRF830-33											
400		MTP 2N40/35	MTM/MTP 3N40/45	2N6759	MTM/MTP 5N40/35	MTM/MTH 8N40/35	MTM/MTH 8N40/35		MTM/MTH 12N40/35	MTM 15N40/35			MTE 30N40/35	MTE 60N40/95	
350					2N6760 IRF330-33 IRF730-33					IRF350 IRF351					
250	MFE9200 MPF9200 BS170 BS107	MTP 2N20/18 MTP 2N25 IRF610-12		IRF222 IRF622 MTA 4N18/20 IRF220 IRF620	MTM/MTP 5N20/18	MTM/MTP 7N20/18	MTM/MTP 8N20/18 IRF232 IRF632	MTM/MTP 10N25 2N6758 IRF230 IRF630	MTM/MTP 12N20/18	IRF240/640 MTM 15N20/18 IRF242/642 MTH 15N20/18		IRF252	IRF250 MTM 40N20/18 MTH 30N20/18	MTE 60N20/18	MTE 120N20/18
150		IRF611-13	MTP 3N15/12	IRF223/623 MTA 5N12/15 IRF221 IRF621	IRF221 IRF621	MTM/MTP 7N15/12	IRF233 IRF633 2N6757 MTM/MTP 8N12/15	MTM/MTP 10N15/12 IRF231 IRF631	MTM/MTP	MTM/MTP 15N15/12 IRF241/641 IRF243/643	MTM/MTH 20N15/12	IRF253	IRF251 MTM 45N15/12 MTH 35N15/20	MTE 65N15/12	MTE 130N15/12
100		2N6661 MPF6661 MPF990 MFE990 MFC990C	IRF512	MTP 4N10/08	MTA 6N08/10	IRF122 IRF522	MTM/MTP 8N10/08 MTM/MTP 8P10/08 IRF120 IRF520	MTM/MTP 10N10/08	MTM/MTP 12N10/08 IRF132 IRF532	2N6756 IRF130 IRF530	MTM/MTP 25N10/08 IRF142 IRF542	MTM 25N10/08 MTH IRF140 IRF540	IRF150/152 MTH 10/08	MTE 75N10/08 MTM 55N10/08	150N10/08
60	MFE910 MPF910	2N6660 MPF6660 MFE960 MPF960 MFC960	IRF513	IRF511	MTP 5N06/05	IRF123 IRF523 MTA 7N05/06	IRF121 IRF521	MTM/MTP 10N06/05	MTM/MTP 12N06/05 2N6755 IRF133 IRF533 BUZ10	MTM/MTP 15N06/05 IRF131 IRF531	IRF143 IRF543	MTM/MTP 25N06/05 IRF141 IRF541	MTM 30N06/05 IRF151 IRF153	MTE 100N06/05 MTE 200N06/05	MTE 100N06/05

Devices in the shaded area  
will be introduced in 1994.

IRF100 thru 400 Series — TO-204  
IRF500 thru 800 Series — TO-220AB

MFE Prefix — TO-265AD (TO-39)  
MPF Prefix — TO-226AA (TO-92)  
MFG Prefix — TO-116  
MTA Prefix — Case 346 or 353

MTM Prefix — TO-204  
MTP Prefix — TO-220AB  
MTH Prefix — TO-218AC  
MTA Prefix — TO-225AA

# Rectifiers

## Selector Guide

Motorola is the worlds' leading supplier of rectifiers, including those for use in switching power supplies. Wafer fabrication technology has constantly improved, leading to the product offering outlined in this selector guide. Today's Motorola rectifiers embody the same precision technology as the most advanced IC's, and are capable of passing stringent environmental testing, including under the hood of an automobile.

In addition rectifier product trends are toward higher operating temperature to improved quality, faster switching times, plastic packages (translate lower cost) and use of dual rectifier modules.

### Contents

	Page
Schottky Rectifiers .....	4-2
Ultrafast Recovery Rectifiers ...	4-6
Rectifier Bridges .....	4-8
Fast Recovery Rectifiers .....	4-9
General-Purpose Rectifiers ..	4-11

4.0








## RECTIFIERS

### Schottky Rectifiers

*SWITCHMODE Schottky Power Rectifiers with the high speed and low forward voltage drop characteristic of Schottky's metal/silicon junctions are produced with ruggedness and temperature performance comparable to silicon-junction rectifiers. Ideal for use in low voltage, high frequency power supplies and as very fast clamping diodes, these devices feature switching times less than 10 ns, and are offered in current ranges from 0.5 to 300 amperes, and reverse voltages to 45 volts.*

*In some current ranges, devices are available with junction temperature specifications of 125°C, 150°C, 175°C. Devices with higher  $T_J$  ratings can have significantly lower leakage currents, but higher forward-voltage specifications. These parameter tradeoffs should be considered when selecting devices for applications that can be satisfied by more than one device type number. Detailed specifications are available on the individual data sheets.*

	I <sub>O</sub> AVERAGE RECTIFIED FORWARD CURRENT (Amperes)					
	0.5 299-02 (DO-204AH) Glass	1.0 59-04 Plastic	3.0 267 Plastic	5.0 60 Metal	7.5 221B-01 (TO-220AC) Plastic	10
V <sub>RRM</sub> (Volts)						
20		1N5817	1N5820	1N5823		
30	MBR030	1N5818	1N5821	1N5824		
35					MBR735	MBR1035
40	MBR040	1N5819	1N5822	1N5825		
45					MBR745	MBR1045

I <sub>FSM</sub> (Amps)	5.0	25	80	500	150	150
†T <sub>C</sub> @ Rated I <sub>O</sub> (°C)					105	135
†T <sub>L</sub> @ Rated I <sub>O</sub> (°C)	75	90	95	80		
T <sub>J</sub> (Max) (°C)	150	125	125	125	150	150
Max V <sub>F</sub> @ I <sub>FM</sub> = I <sub>O</sub>	*0.65 T <sub>L</sub> = 25°C	*0.60 T <sub>L</sub> = 25°C	*0.525 T <sub>L</sub> = 25°C	*0.38 T <sub>C</sub> = 25°C	0.57 @ 7.5 A T <sub>C</sub> = 125°C	0.72 @ 20 A T <sub>C</sub> = 125°C

☐ TX versions available.

\* Values are for the 40-Volt units. The lower voltage parts provide lower limits.






\*\* I<sub>O</sub> is total device output.

† Must be derated for reverse power dissipation. See Data Sheet.

## SCHOTTKY RECTIFIERS (continued)

There are many other standard features in Motorola Schottky rectifiers that give added performance and reliability.

1. **GUARDRINGS** are included in all Schottky die for reverse voltage stress protection from high rates of  $dv/dt$  to virtually eliminate the need for snubber networks. The guardring also operates like a zener and avalanches when subjected to voltage transients.
2. **MOLYBDENUM DISCS** on both sides of the die minimize fatigue from power cycling in all metal product. The plastic TO-220 devices have a special solder formulation for the same purpose.
3. **QUALITY CONTROL** monitors all critical fabrication operations and performs selected stress tests to assure constant processes.

I <sub>0</sub> AVERAGE RECTIFIED FORWARD CURRENT (Amperes)					
15		16	20	25	
221A-02 (TO-220AB) Plastic 	56-02 (DO-4) Metal 	221B-01 (TO-220AC) Plastic 	221A-02 (TO-220AB) Plastic 	56-02 (DO-4) Metal 	
Dual Diode**			Dual Diode**		
	1N5826			1N5829	
	1N5827			1N5830	1N6095
MBR1535CT		MBR1635	MBR2035CT		
	1N5828			1N5831	1N6096
MBR1545CT		MBR1645	MBR2045CT		

150	500	300	150	800	400
105	85	125	135	85	70
150	125	150	150	125	125
0.70 @ 15 A T <sub>C</sub> = 125°C	*0.50 T <sub>C</sub> = 25°C	0.60 @ 16 A T <sub>C</sub> = 125°C	0.72 @ 20 A T <sub>C</sub> = 125°C	*0.48 T <sub>C</sub> = 25°C	0.86 @ 78.5 A T <sub>C</sub> = 70°C

□ TX versions available.






\* Values are for the 40-Volt units. The lower voltage parts provide lower limits.

\*\* I<sub>0</sub> is total device output.

4.0

# SCHOTTKY RECTIFIERS (continued)

4.0

V <sub>RRM</sub> (Volts)	I <sub>O</sub> , AVERAGE RECTIFIED FORWARD CURRENT (Amperes)					
	30		35		40	50
	11-03 (TO-3) Metal  Dual Diode** (40 Mil Pins)	221A-02 (TO-220AB) Plastic  Dual Diode**	340-01 (TO-218AC) Plastic  Dual Diode**	56-02 (DO-4) Metal 	257 (DO-5) Metal 	
20					1N5832	
30					1N5833	1N6097
35	MBR3035CT	MBR2535CT	MBR3035PT	MBR3535		
40					1N5834	1N6098
45	SD241 MBR3045CT	MBR2545CT	MBR3045PT	SD41 MBR3545		
I <sub>FSM</sub> (Amps)	400	300	400	600	800	800
†T <sub>C</sub> @ Rated I <sub>O</sub> (°C)	105	125	105	90	75	70
†T <sub>L</sub> @ Rated I <sub>O</sub> (°C)						
T <sub>J</sub> (Max) (°C)	150	150	150	150	125	125
Max V <sub>F</sub> @ I <sub>FM</sub> = I <sub>O</sub>	0.72 T <sub>C</sub> = 125°C	0.73 @ 30 A T <sub>C</sub> = 125°C	0.72 @ 30 A T <sub>C</sub> = 125°C	0.70 @ 78.5 A T <sub>C</sub> = 25°C	*0.59 T <sub>C</sub> = 25°C	0.86 @ 157 A T <sub>C</sub> = 70°C



■ TX versions available.

\* Values are for the 40-Volt units. The lower voltage parts provide lower limits.

\*\* I<sub>O</sub> is total device output.

† Must be derated for reverse power dissipation. See Data Sheet.






# SCHOTTKY RECTIFIERS (continued)

I <sub>O</sub> AVERAGE RECTIFIED FORWARD CURRENT (Amperes)						
60	65	75	80	120	200	300
257 (DO-5) Metal 				357B-01 Plastic POWER TAP  Dual Diode**		
MBR6035	MBR6535	MBR7535	MBR8035	MBR12035CT 1N6458	MBR20035CT 1N6460	MBR30035CT
SD51 MBR6045	MBR6545	MBR7545	MBR8045	MBR12045CT 1N6457	MBR20045CT 1N6459	MBR30045CT
800	800	1000	1000	1500	1500	2500
90	120	90	120	140	140	140
150	175	150	175	175	175	175
0.80 @ 157 A T <sub>C</sub> = 125°C	0.62 @ 65 A T <sub>C</sub> = 150°C	0.90 @ 220 A T <sub>C</sub> = 125°C	0.59 @ 80 A T <sub>C</sub> = 150°C	0.68 @ 120 A T <sub>C</sub> = 125°C	0.68 @ 200 A T <sub>C</sub> = 125°C	0.615 @ 200 A T <sub>C</sub> = 125°C

\*\* I<sub>O</sub> is total device output.

## Ultrafast Recovery Rectifiers





EXPANDING the SWITCHMODE Rectifier family are these ultrafast devices with reverse recovery times of 25 to 100 nanoseconds. They complement the broad Schottky offering for use in the higher voltage outputs and internal circuitry of switching power supplies as operating frequencies increase from 20 kHz to 250 kHz. Additional package styles and operating current levels are planned.

	I <sub>O</sub> AVERAGE RECTIFIED FORWARD CURRENT (Amperes)					
	1.0 59-03 (DO-41) Plastic 	4.0 267-01 Plastic 	6.0 221A-02 (TO-220AB) Plastic  Dual Diode**	8.0 221B-01 (TO-220AC) Plastic 	15 221A-02 (TO-220AB) Plastic  Dual Diode**	16
V <sub>RRM</sub> (Volts)						
50	MUR105	MUR405	MUR605CT	MUR805	MUR1505	MUR1605CT
100	MUR110	MUR410	MUR610CT	MUR810	MUR1510	MUR1610CT
150	MUR115	MUR415	MUR615CT	MUR815	MUR1515	MUR1615CT
200	MUR120		MUR620CT	MUR820	MUR1520	MUR1620CT
400				MUR840	MUR1540	
500				MUR850	MUR1550	
600				MUR860	MUR1560	
I <sub>FSM</sub> (Amps)	35	125	75	100	200	100
T <sub>A</sub> @ Rated I <sub>O</sub> (°C)	50	80				
T <sub>C</sub> @ Rated I <sub>O</sub> (°C)			130	150	150	150
T <sub>J</sub> (Max) (°C)	175	175	175	175	175	175
t <sub>rr</sub> ns	35	35	35	35/60	35/60	35

\*\* I<sub>O</sub> per leg is half.

Reverse Polarity (Anode-To-Case) indicated with an "R" Suffix.

ULTRAFAST RECOVERY RECTIFIERS (continued)

I <sub>O</sub> AVERAGE RECTIFIED FORWARD CURRENT (Amperes)				
25	30		50	100
245 (DO-4) Metal	340-01 (TO-218AC) Plastic		257 (DO-5) Metal	357B-01 Plastic POWER TAP
	 Dual Diode**			 Dual Diode**
MUR2505	R710XPT	MUR3005PT	MUR5005	MUR10005CT
MUR2510	R711XPT	MUR3010PT	MUR5010	MUR10010CT
MUR2515		MUR3015PT	MUR5015	MUR10015CT
MUR2520	R712XPT	MUR3020PT	MUR5020	MUR10020CT
	R714XPT			
500	150	400	600	400
145	100	150	125	150
175	150	175	175	175
50	100	35	50	50







\*\* I<sub>O</sub> per leg is half.  
Reverse Polarity (Anode-To-Case) indicated with an "R" Suffix.



## Rectifier Bridges

Motorola SUPERBRIDGES offer cost effectiveness and reliability in single phase applications. Chip/leadframe techniques are used for lower-current types, while the higher current assemblies combine pretested "button" rectifier cells for low assembly cost and high yields. Performance of four individual diodes is achieved at the cost of only two, with reliability of the whole assembly comparable to that of a single unit. The higher current assemblies feature versatile slip-on/solder/wire wrap terminals.

4.0

V <sub>RRM</sub> (Volts)	I <sub>O</sub> , DC OUTPUT CURRENT (Amperes)					
	1.0	1.5	2.0	4.0/8.0	25	35
	312-02 	109-03 	312-02 	117A-02 Note 1 	309A-03 	309A-02 
50	3N246 MDA100A	MDA920A2	3N253 MDA200	MDA970A1	MDA2500	MDA3500
100	3N247 MDA101A	MDA920A3	3N254 MDA201	MDA970A2	MDA2501	MDA3501
200	3N248 MDA102A	MDA920A4	3N255 MDA202	MDA970A3	MDA2502	MDA3502
400	3N249 MDA104A	MDA920A6	3N256 MDA204	MDA970A5	MDA2504	MDA3504
600	3N250 MDA106A	MDA920A7	3N257 MDA206		MDA2506	MDA3506
800	3N251 MDA108A	MDA920A8	3N258 MDA208	CF		MDA3508
1000	3N252 MDA110A	MDA920A9	3N259 MDA210	CF		MDA3510

I <sub>FSM</sub> (Amps)	30	45	60	100	400	400
T <sub>A</sub> @ Rated I <sub>O</sub> (°C)	75	50	55	25 @ 4 A		
T <sub>C</sub> @ Rated I <sub>O</sub> (°C)				55 @ 8 A	55	55
T <sub>J</sub> (Max) (°C)	150	175	175	150	175	175

CF: Consult Factory.





 UL  
RECOGNIZED E61980

Dimensions given are nominal

Note 1. The MDA970A series replaces the MDA970 in the new Case 117A-02, which has minor changes over the old Case 117.

## Fast Recovery Rectifiers

...available for designs requiring a power rectifier having maximum switching times ranging from 200 ns to 750 ns. These devices are offered in current ranges of 1.0 to 50 amperes and in voltages to 1000 volts.






V <sub>RRM</sub> (Volts)	I <sub>O</sub> AVERAGE RECTIFIED FORWARD CURRENT (Amperes)					
	1.0		60	3.0	5.0	
	59-04 Plastic		60 Metal	267-01 Plastic	194-04 Plastic	
						
50	†1N4933	MR810	MR830	MR850	MR910	MR820
100	†1N4934	MR811	MR831	MR851	MR911	MR821
200	†1N4935	MR812	MR832	MR852	MR912	MR822
400	†1N4936	MR814	MR834	MR854	MR914	MR824
600	†1N4937	MR816	MR836	MR856	MR916	MR826
800		MR817			MR917	
1000		MR818			MR918	
I <sub>FSM</sub> (Amps)	30	30	100	100	100	300
T <sub>A</sub> @ Rated I <sub>O</sub> (°C)	75	75		*90	*90	*55
T <sub>C</sub> @ Rated I <sub>O</sub> (°C)		100	100			
T <sub>J</sub> (Max) (°C)	150	150	150	175	175	175
t <sub>rr</sub> (μs)	0.2	0.75	0.2	0.2	0.75	0.2

\* Must be derated for reverse power dissipation. See Data Sheet.

† Package Size: 0.120" Max Diameter by 0.260" Max Length.

4.0

# FAST RECOVERY RECTIFIERS (continued)

V <sub>RRM</sub> (Volts)	I <sub>O</sub> AVERAGE RECTIFIED FORWARD CURRENT (Amperes)						
	6.0	12	20	24	30	40	50
	245 (DO-4) Metal Note 1 		42A (DO-5) Metal 	339 Plastic Note 1 	42A (DO-5) Metal Note 2 		257 (DO-5) Metal Note 2 
50	1N3879	1N3889	1N3899	MR2400F	1N3909	MR860	MR870
100	1N3880	1N3890	1N3900	MR2401F	1N3910	MR861	MR871
200	1N3881	1N3891	1N3901	MR2402F	1N3911	MR862	MR872
400	1N3883	1N3893	1N3903	MR2404F	1N3913	MR864	MR874
600	MR1366	MR1376	MR1386	MR2406F	MR1396	MR866	MR876
800							
1000							
I <sub>FSM</sub> (Amps)	150	200	250	300	300	350	400
T <sub>A</sub> @ Rated I <sub>O</sub> (°C)							
T <sub>C</sub> @ Rated I <sub>O</sub> (°C)	100	100	100	125	100	100	100
T <sub>J</sub> (Max) (°C)	150	150	150	175	150	160	160
t <sub>rr</sub> ns	0.2	0.2	0.2	0.2	0.2	0.2	0.2

TX versions available.





Note 1. Meets mounting configuration of TO-220 outline.

Note 2. Braided lead top terminal configuration available; consult your Sales Representative.

\*\* I<sub>O</sub> is total device output.

## General-Purpose Rectifiers

Motorola offers a wide variety of low-cost devices, packaged to meet diverse mounting requirements. Avalanche capability is available in the axial lead 1.5, 3 and 6 amp packages shown below to provide protection from transients.

V <sub>RRM</sub> (Volts)	I <sub>O</sub> AVERAGE RECTIFIED FORWARD CURRENT (Amperes)					
	1.0	1.5		3.0		6.0
	59-04 (DO-15) Plastic 	60 Metal 		267 Plastic 		194-04 Plastic 
50	†1N4001	**1N5391	1N4719	**MR500	1N5400	**MR750
100	†1N4002	**1N5392	1N4720	**MR501	1N5401	**MR751
200	†1N4003	1N5393 *MR5059	1N4721	**MR502	1N5402	**MR752
400	†1N4004	1N5395 *MR5060	1N4722	**MR504	1N5404	**MR754
600	†1N4005	1N5397 *MR5061	1N4723	**MR506	1N5406	**MR756
800	†1N4006	1N5398	1N4724	MR508		MR758
1000	†1N4007	1N5399	1N4725	MR510		MR760

I <sub>FSM</sub> (Amps)	30	50	300	100	200	400
T <sub>A</sub> @ Rated I <sub>O</sub> (°C)	75	T <sub>L</sub> = 70	75	95	T <sub>L</sub> = 105	60
T <sub>C</sub> @ Rated I <sub>O</sub> (°C)						
T <sub>J</sub> (Max) (°C)	175	175	175	175	175	175







† Package Size: 0.120" Max Diameter by 0.260" Max Length.

\* 1N5059 series equivalent Avalanche Rectifiers.

\*\* Avalanche versions available, consult factory.

4.0

# GENERAL-PURPOSE RECTIFIERS (continued)

V <sub>RRM</sub> (Volts)	I <sub>O</sub> AVERAGE RECTIFIED FORWARD CURRENT (Amperes)						
	12	24	25	30		40	50
	245 (DO-4) Metal 	339 Plastic Note 1 	193-03 Plastic Note 2 	43-02 (DO-21) Metal 		42A (DO-5) Metal 	43-04 Metal 
50	MR1120 1N1199, A, B	MR2400	MR2500	1N3491	1N3659	1N1183A	MR5005
100	MR1121 1N1200, A, B	MR2401	MR2501	1N3492	1N3660	1N1184A	MR5010
200	MR1122 1N1202, A, B	MR2402	MR2502	1N3493	1N3661	1N1186A	MR5020
400	MR1124 1N1204, A, B	MR2404	MR2504	1N3495	1N3663	1N1188A	MR5040
600	MR1126 1N1206, A, B	MR2406	MR2506	MR328	Note 3	1N1190A	Note 3
800	MR1128 1N3988		MR2508	MR330	Note 3	Note 3	Note 3
1000	MR1130 1N3990		MR2510	MR331	Note 3	Note 3	Note 3
I <sub>FSM</sub> (Amps)	300	400	400	300	400	800	600
T <sub>A</sub> @ Rated I <sub>O</sub> (°C)							
T <sub>C</sub> @ Rated I <sub>O</sub> (°C)	150	125	150	130	100	150	150
T <sub>J</sub> (Max) (°C)	190	175	175	175	175	190	195

**Note 1.** Meets mounting configuration of TO-220 outline.

**Note 2.** Request Data Sheet for Mounting Information.

**Note 3.** Available on special order.

# Regulator and Reference Diodes

## Selector Guide

Motorola's standard Zeners and Avalanche Regulator diodes comprise the largest inventoried line in the industry. Continuous development of improved manufacturing techniques have resulted in computerized diffusion and test, as well as critical process controls learned from surface-sensitive MOS fabrication. Resultant high yields lower factory costs. Check the following features for application to your specific requirements:

- Wide selection of package materials and styles:
  - Plastic (Surmetic) for low cost, mechanical ruggedness
  - Glass for highest reliability, lowest cost
  - Metal for highest power
- Power ratings from 0.25 to 50 Watts
- Breakdown voltages from 1.8 to 200 V in approximately 10% steps
- Available tolerances from 10% (low cost) to a tight as 1% (critical applications) with off-the-shelf delivery
- Special selection of electrical characteristics available at low cost due to high-volume lines (check your Motorola sales representative for special quotations)
- JAN/JANTX(V) availability.
- Special glass now used in DO-35 type packages is compatible with low temperature alloy processes, yielding sharper breakdown and low leakage.

## Contents

	Page
Zener and Avalanche	
Regulator Diodes.....	5-2 & 5-3
General-Purpose	
Regulator Diodes.....	5-2 & 5-3
Selected Zener	
Diode Options .....	5-4
Special Purpose Regulators ....	5-5
Field-Effect Current	
Regulator Diodes.....	5-5
Low-Voltage Regulators .....	5-5
Temperature Compensated	
Reference Diodes .....	5-6
Precision Reference Diodes ..	5-6
Transient Suppressors.....	5-7
Automotive Transient	
Suppressors .....	5-9
Lead Tape Packaging Standards	
for Axial-Lead Components	5-11

**5.0**



# Zener and Avalanche Regulator Diodes

## General-Purpose Regulator Diodes

Nominal Zener Voltage (Note 1)	250 mW Low Level Cathode = Polarity Mark (Notes 2,3)	250 mW Low Noise Cathode = Polarity Mark (Notes 2,3,5)	400 mW Low Noise Low Leakage Cathode = Polarity Mark (Notes 2,4,5)	500 mW Cathode = Polarity Mark (Notes 2,5) (Notes 2,6) (Notes 1,2,13)	1 Watt Cathode = Polarity Mark (Notes 2,7)	1 Watt Cathode to Case (Notes 2,8)	1.5 Watt Cathode = Polarity Mark (Notes 2,9)
		Case 299-02		Glass DO-204AH (DO-35)	Glass Case 59 (DO-41)	Metal Case 52 (DO-13)	Surmetic 30 Case 59 (DO-41)
1.8	1N4678	1N4614					
2.0	1N4679	1N4615					
2.2	1N4680	1N4616					
2.4	1N4681	1N4617		1N4370	1N5221	1N5985A	
2.7	1N4682	1N4618		1N4371	1N5223	1N5986A	
3.0	1N4683	1N4619		1N4372	1N5225	1N5987A	
3.3	1N4684	1N4620	1N5518A	1N5226	1N5988A		
3.6	1N4685	1N4621	1N5519A	1N747	1N5227	1N5989A	1N4728
3.9	1N4686	1N4622	1N5520A	1N748	1N5228	1N5990A	1N3822
4.3	1N4687	1N4623	1N5521A	1N749	1N5229	1N5991A	1N3823
4.7	1N4688	1N4624	1N5522A	1N750	1N5230	1N5992A	1N3824
5.1	1N4689	1N4625	1N5523A	1N751	1N5231	1N5993A	1N3825
5.6	1N4690	1N4626	1N5524A	1N752	1N5232	1N5994A	1N3827
6.2	1N4691	1N4627	1N5525A	1N753	1N5234	1N5995A	1N3828
6.8	1N4692	1N4699	1N5526A	1N754	1N5235	1N5996A	1N3829
				1N957A		1N4736	1N3826
7.5	1N4693	1N4100	1N5527A	1N755	1N5236	1N5997A	1N3830
				1N958A			1N317A
8.2	1N4694	1N4101	1N5528A	1N756	1N5237	1N5998A	1N4737
				1N959A			1N3018A
8.7	1N4695	1N4102			1N5238		
9.1	1N4696	1N4103	1N5529A	1N757	1N5239	1N5999A	1N4739
				1N960A			1N3019A
10	1N4697	1N4104	1N5530A	1N758	1N5240	1N6000A	1N4740
				1N961A			1N3020A
11	1N4698	1N4105	1N5531A	1N962A	1N5241	1N6001A	1N4741
12	1N4699	1N4106	1N5532A	1N759	1N5242	1N6002A	1N4742
				1N963A			1N3022A
13	1N4700	1N4107	1N5533A	1N964A	1N5243	1N6003A	1N4743
14	1N4701	1N4108	1N5534A		1N5244		1N3023A
15	1N4702	1N4109	1N5535A	1N965A	1N5245	1N6004A	1N4744
16	1N4703	1N4110	1N5536A	1N966A	1N5246	1N6005A	1N4745
17	1N4704	1N4111	1N5537A		1N5247		1N3024A
18	1N4705	1N4112	1N5538A	1N967A	1N5248	1N6006A	1N4746
							1N3026A
19	1N4706	1N4113	1N5539A		1N5249		
20	1N4707	1N4114	1N5540A	1N968A	1N5250	1N6007A	1N4747
22	1N4708	1N4115	1N5541A	1N969A	1N5251	1N6008A	1N4748
24	1N4709	1N4116	1N5542A	1N970A	1N5252	1N6009A	1N4749
25	1N4710	1N4117	1N5543A		1N5253		
27	1N4711	1N4118		1N971A	1N5254	1N6010A	1N4750
							1N3030A
28	1N4712	1N4119	1N5544A		1N5255		
30	1N4713	1N4120	1N5545A	1N972A	1N5256	1N6011A	1N4751
33	1N4714	1N4121	1N5546A	1N973A	1N5257	1N6012A	1N4752
36	1N4715	1N4122		1N974A	1N5258	1N6013A	1N4753
39	1N4716	1N4123		1N975A	1N5259	1N6014A	1N4754
43	1N4717	1N4124		1N976A	1N5260	1N6015A	1N4755
							1N3035A
46	1N4125			1N977A	1N5261	1N6016A	1N4756
51	1N4126			1N978A	1N5262	1N6017A	1N4757
57	1N4127			1N979A	1N5263	1N6018A	1N4758
60	1N4128				1N5264		
62	1N4129			1N980A	1N5265	1N6019A	1N4759
68	1N4130			1N981A	1N5266	1N6020A	1N4760
							1N3038A
75	1N4131			1N982A	1N5267	1N6021A	1N4761
82	1N4132			1N983A	1N5268	1N6022A	1N4762
97	1N4133				1N5269		
91	1N4134			1N984A	1N5270	1N6023A	1N4763
100	1N4135			1N985A	1N5271	1N6024A	1N4764
110				1N986A	1N5272	1N6025A	1N4765
							1N3041A
120				1N987A	1N5273		1N3042A
130				1N988A	1N5274		1N3043A
150					1N5275		1N3044A
160				1N989A	1N5276		1N3045A
170				1N990A	1N5277		1N3046A
180					1N5278		1N3047A
200				1N991A	1N5279		1N3048A
				1N992A	1N5281		1N3049A
							1N3050A
							1N3051A

■ JAN/JANTX(V) available,  $\pm 5\%$  only.

■ 1N987-1N989 supplied in DO-7 glass package

◆ 1N5273-1N5281 supplied in Surmetic DO-7 plastic package.

◆ 1M10ZS10 Series supplied in Surmetic (Plastic) DO-41 package.

1.5 Watt	5 Watt	10 Watt	50 Watt	
Cathode in Case	Cathode - Polarity Mark	Cathode to Case = 1N3993 Series Anode to Case = 1N2070 Series	Anode to Case	Anode to Case
(Notes 2.10)	(Notes 2.11)	(Notes 2.10,12)	(Notes 2.10,12)	(Notes 2.10,12)
Metal Case 55	Surmetic 40 Case 17	Metal Case 56 (DO-4)	Metal Case 54 (TO-3)	Metal Case 58 (DO-5 Type)
	1N5333A			
	1N5334A 1N5335A 1N5336A 1N5337A 1N5338A 1N5339A 1N5341A	1N3993&R 1N3994&R 1N3995&R 1N3996&R 1N4551A 1N3998&R	1N4557A&R 1N4558A&R 1N4559A&R 1N4560A&R 1N4561A&R 1N4562A&R	1N4549A&R 1N4550A&R 1N4551A&R 1N4552A&R 1N4553A&R 1N4554A&R
1N3785A	1N5342A	1N3993&R 1N2970A&R	1N4563A&R 1N2804A&R	1N4555A&R 1N305A&R
1N3786A	1N5343A	1N4000&R 1N2971A&R	1N4564A&R 1N2805A&R	1N4556A&R 1N306A&R
1N3787A	1N5344A	1N2972A&R	1N2806A&R	1N307A&R
	1N5345A			
1N3788A	1N5346A	1N2973A&R	1N2807A&R	1N308A&R
1N3789A	1N5347A	1N2974A&R	1N2808A&R	1N309A&R
1N3790A	1N5348A	1N2975A&R	1N2809A&R	1N310A&R
1N3791A	1N5349A	1N2976A&R	1N2810A&R	1N311A&R
1N3792A	1N5350A 1N5351A	1N2977A&R 1N2878A&R	1N2811A&R 1N2812A&R	1N312A&R 1N313A&R
1N3793A	1N5352A	1N2979A&R	1N2813A&R	1N314A&R
1N3794A	1N5353A	1N2980A&R	1N2814A&R	1N315A&R
1N3795A	1N5354A 1N5355A	1N2981A&R 1N2982A&R	1N2815A&R 1N2816A&R	1N316A&R 1N317A&R
1N3796A	1N5356A	1N2983A&R	1N2817A&R	1N318A&R
1N3797A	1N5357A	1N2984A&R	1N2818A&R	1N319A&R
1N3798A	1N5358A 1N5359A	1N2985A&R 1N2986A&R	1N2819A&R 1N2820A&R	1N320A&R 1N321A&R
1N3799A	1N5360A 1N5361A	1N2987A&R 1N2988A&R	1N2821A&R 1N2822A&R	1N322A&R 1N323A&R
1N3800A	1N5362A 1N5363A	1N2989A&R 1N2990A&R	1N2823A&R 1N2824A&R	1N322A&R 1N322A&R
1N3801A	1N5364A	1N2991A&R	1N2825A&R	1N322A&R
1N3802A	1N5365A	1N2992A&R	1N2826A&R	1N322A&R
1N3803A	1N5366A	1N2993A&R	1N2827A&R	1N322A&R
1N3804A	1N5367A	1N2994A&R	1N2828A&R	1N322A&R
1N3805A	1N5368A	1N2995A&R	1N2829A&R	1N322A&R
1N3806A	1N5369A	1N2996A&R	1N2830A&R	1N322A&R
1N3807A	1N5370A 1N5371A	1N2997A&R 1N3000A&R	1N2831A&R 1N2833A&R	1N322A&R 1N333A&R
1N3808A	1N5372A	1N3001A&R	1N2834A&R	1N333A&R
1N3809A	1N5373A	1N3002A&R	1N2835A&R	1N333A&R
1N3810A	1N5374A	1N3003A&R	1N2836A&R	1N333A&R
1N3811A	1N5375A 1N5376A	1N3004A&R 1N3005A&R	1N2837A&R 1N2838A&R	1N333A&R 1N334A&R
1N3812A	1N5377A	1N3006A&R	1N2839A&R	1N334A&R
1N3813A	1N5378A	1N3007A&R	1N2840A&R	1N334A&R
1N3814A	1N5379A	1N3008A&R	1N2841A&R	1N334A&R
1N3815A	1N5380A	1N3009A&R	1N2842A&R	1N334A&R
1N3816A	1N5381A	1N3010A&R	1N2843A&R	1N334A&R
1N3817A	1N5382A	1N3011A&R	1N2844A&R	1N334A&R
1N3818A	1N5383A	1N3012A&R	1N2845A&R	1N334A&R
1N3819A	1N5384A	1N3013A&R	1N2846A&R	1N334A&R
1N3820A	1N5385A			1N334A&R

## NOTES

- The Zener Voltage is measured at approximately 1/4 the rated power, with the following exceptions: the 1N4678-4717 is measured with  $I_Z = 50 \mu\text{A}$ ; the 1N4614-1N4099 is measured with  $I_Z = 250 \mu\text{A}$ ; the 1N4370-1N746 and the 1N5221-5242 are measured with  $I_Z = 20 \text{ mA}$ ; the 1N5985A-6012A is measured with  $I_Z = 5 \text{ mA}$ ; 1N6013A-6023A is measured with  $I_Z = 2 \text{ mA}$ ; 1N6024-6025 is measured with  $I_Z = 1 \text{ mA}$ .

- Contact your Motorola representative for information on intermediate voltages and tighter tolerances.

## Tolerances

- No suffix =  $\pm 5\%$
- A suffix =  $\pm 10\%$  — with guaranteed limits on  $V_Z$ ,  $V_F$ , and  $I_R$  only
  - B suffix =  $\pm 5\%$
  - C suffix =  $\pm 2\%$
  - D suffix =  $\pm 1\%$

- 1N4370-1N746 series: No suffix =  $\pm 10\%$   
A suffix =  $\pm 5\%$   
1N957 series: A suffix =  $\pm 10\%$   
B suffix =  $\pm 5\%$

Military parts in 1N4370/746/962 series and standard 1N987-1N992 supplied in DO-7. Military parts in 1N4370-746/962 are also available in the cost effective DO-204AH (DO-35) package as the -1 version. This version can be ordered by inserting a 1 between the part number and the JAN, JTX or JTVX suffix, ie 1N46A1JAN, MIL-STD 19500/117 and 127 state the -1 version is a direct substitute for the non-1 version. The -1 versions appear on MIL-STD 701 as the preferred parts for new designs. Military parts in 1N4614, 1N4099 and 1N5518A series supplied in DO-7.

- No suffix =  $\pm 10\%$  with guaranteed limits on  $V_Z$ ,  $V_F$  and  $I_R$  only.  
A suffix =  $\pm 10\%$   
B suffix =  $\pm 5\%$

- No suffix =  $\pm 10\%$   
A suffix =  $\pm 5\%$

- 1N3821 series: No suffix =  $\pm 10\%$   
A suffix =  $\pm 5\%$   
1N3016 series: A suffix =  $\pm 10\%$   
B suffix =  $\pm 5\%$

- A suffix =  $\pm 10\%$  C suffix =  $\pm 2\%$   
B suffix =  $\pm 5\%$  D suffix =  $\pm 1\%$

- A suffix =  $\pm 10\%$   
B suffix =  $\pm 5\%$

- Exception:  
1N3993-1N4000: No suffix =  $\pm 10\%$   
A suffix =  $\pm 5\%$

- A suffix =  $\pm 10\%$   
B suffix =  $\pm 5\%$

- RA and RB = Reverse Polarity Types Available

- A suffix =  $\pm 10\%$   
B suffix =  $\pm 5\%$

5.0


## Selected Zener Diode Options

In cases where standard specifications do not meet application requirements, an appropriate device can be selected and ordered from the following options. This coding system is provided as a means of communicating a specific requirement to Motorola. Certain voltages, tolerances and packages may not be available. Contact your Motorola sales representative for availability, price, and minimum order quantities.

### NON-STANDARD ZENER DIODES SPECIAL VOLTAGE AND TOLERANCE RATINGS

JEDEC "1N" type numbers denote a specific Zener voltage, power rating, and tolerance. For example, JEDEC type 1N4728 is a standard 1 watt diode, rated at 3.3 volts  $\pm 10\%$ . A suffix "A" on this type number indicates a  $\pm 5\%$  voltage tolerance.

Special Motorola devices, with a choice of voltages and tolerances, are also available. The following diagram explains the Motorola coding system:



For example, the code for a special 10 watt Zener diode with a voltage of 41 volts and a tolerance of  $\pm 1\%$  would be: 10M41Z1. Following is a list of other standard Motorola symbols for special Zener device orders (X's indicate nominal Zener voltage):

BASIC MOTOROLA TYPE	**ELECTRICALLY SIMILAR SERIES	DEVICE DESCRIPTION
14MXXAZXX	14M2 4A210 series	250 mW, Glass, DO-35
14MXXZXX	14M6 8Z10 series	250 mW, Glass, DO-35
4MXXAZXX	1N4370 & 1N746 series	400 mW 500 mW, Glass, DO-7
4MXXZXX	1N957 series	400 mW 500 mW, Glass, DO-7
5MXXAZXX	1N4370 & 1N746 series	400 mW 500 mW, Glass, DO-35
5MXXZXX	1N957 series	400 mW 500 mW, Glass, DO-35
1MXXAZXX	1N3821 series	1 Watt, Metal, DO-13
1MXXZXX	1N3016 series	1 Watt, Metal, DO-13
1MXXZGXX	1N4728 series	1 Watt, Glass, DO-41
1MXXZSXX	1N4728 series	1 Watt, Surmetic-30, DO-41
15MXXZXX	1N3785 series	1.5 Watt Metal Can
5MXXZSXX	1N5333 series	5 Watt Surmetic-40
10MXXAZXX	1N3993 series	10 Watt, Stud, DO-4
10MXXZXX	1N2970 series	10 Watt, Stud, DO-4
50MXXAZXX	1N4557 series	50 Watt, TO-3
50MXXZXX	1N2804 series	50 Watt, TO-3
50MXXAZSXX	1N4549 series	50 Watt, Stud, DO-5
50MXXZSXX	1N3305 series	50 Watt, Stud, DO-5
MZG35-YYZ	1N5985 series	500 mW, Glass, DO-35
MZG41-YYZ	1N5913 series	1.5 Watt, Surmetic-30

\*\* Electrical parameters shall be tested per the similar series listed. Test currents for non-standard voltages will be linearly interpolated between the test currents for standard parts on either side. For reverse polarity devices (10 W and 50 W) insert an "R" before tolerance.

1N5518 thru 1N5546 — This series may be ordered in  $\pm 2\%$  and  $\pm 1\%$  tolerance by adding the following suffix:


C =  $\pm 2\%$  D =  $\pm 1\%$

For example the 1N5518D would be the same as the 1N5518B except  $V_Z = 3.3 \pm 1\%$ .

### MATCHED SETS OF ZENER DIODES

Zener diodes can also be obtained in sets consisting of two or more matched devices. The method for specifying such matched sets is similar to the one described for specifying units with a special voltage and/or tolerance except that two extra suffixes are added to the code number described above.

These units are marked with code letters to identify the matched sets and in addition, each unit in a set is marked with the same serial number which is different for each set being ordered.




\*Code:

- B — Two devices in series
- C — Three devices in series
- D — Four devices in series
- E — Five devices in series
- F — Six devices in series
- G — Seven devices in series
- H — Eight devices in series
- X — Two devices; one standard polarity, the other reverse polarity. (10 and 50 watts only)

i.e., 10M51Z5B1 for two 10 watt zeners, each of 51 volts,  $\pm 5\%$ , matched to a total voltage of 102 volts  $\pm 1\%$ .

### ZENER CLIPPERS

Special clipper diodes with opposing Zener junctions built into the device are available by using the following nomenclature:



This nomenclature is applicable to all packages and power ratings as restricted in the above paragraphs.

# Special Purpose Regulators

## Field-Effect Current Regulator Diodes


High impedance diodes whose "constant current source" characteristic complements the "constant voltage" of the zener line. Currents are available from 0.22 to 4.7 mA, with usable voltage range from a minimum limit of 1.0 to 2.5 V, up to a voltage compliance of 100 V, for the 1N5283 series, or 70 V, for the MCL1300 series.

Glass Case 51-02 DO-204AA (DO-7)				
Reg. Current $I_P$ @ $V_T = 25\text{ V}$ mA Nom	Device Type	Knee Imp. $Z_K$ @ $V_K = 5.0\text{ V}$ M $\Omega$ Min	Limiting Voltage @ $I_L = 0.8\text{ Ip}$ Volts Max	
0.22	1N5283	2.75	1.00	
0.24	1N5284	2.35	1.00	
0.27	1N5285	1.95	1.00	
0.30	1N5286	1.60	1.00	
0.33	1N5287	1.35	1.00	
0.39	1N5288	1.00	1.05	
0.43	1N5289	0.870	1.05	
0.47	1N5290	0.750	1.05	
0.56	1N5291	0.560	1.10	
0.62	1N5292	0.470	1.13	
0.68	1N5293	0.400	1.15	
0.75	1N5294	0.335	1.20	
0.82	1N5295	0.290	1.25	
0.91	1N5296	0.240	1.29	
1.00	1N5297	0.205	1.35	
1.10	1N5298	0.180	1.40	
1.20	1N5299	0.155	1.45	
1.30	1N5300	0.135	1.50	
1.40	1N5301	0.115	1.55	
1.50	1N5302	0.105	1.60	
1.60	1N5303	0.092	1.65	
1.80	1N5304	0.074	1.75	
2.00	1N5305	0.061	1.85	
2.20	1N5306	0.052	1.95	
2.40	1N5307	0.044	2.00	
2.70	1N5308	0.035	2.15	
3.00	1N5309	0.029	2.25	
3.30	1N5310	0.024	2.35	
3.60	1N5311	0.020	2.50	
3.90	1N5312	0.017	2.60	
4.30	1N5313	0.014	2.75	
4.70	1N5314	0.012	2.90	
0.5 ± 0.3	MCL1300	0.500	1.00	
1.0 ± 0.6	MCL1301	0.200	1.50	
2.0 ± 0.6	MCL1302	0.100	2.00	
3.0 ± 0.6	MCL1303	0.050	2.00	
4.0 ± 0.6	MCL1304	0.025	2.50	

JAN/JANTX (V) availability

## Low-Voltage Regulators

High-conductance silicon diodes designed as stable forward-reference sources for transistor amplifier biasing and similar applications. Available in high reliability glass construction or economic plastic packaging.



## ELECTRICAL CHARACTERISTICS

( $T_A = 25^\circ\text{C}$  unless otherwise noted).

Forward Reference Voltage		$I_F$ Test Current	Leakage Current $I_R$ @ $V_R$		Device Type	Case
Min	Max	mA	$\mu\text{A}$	Volts		
0.63	0.71	10	10	5.0	MZ2360	59 Surmetic
1.24	1.38	10	10	5.0	MZ2361	51 Surmetic


5.0



# Temperature Compensated Reference Devices

For applications where output voltage must remain within narrow limits during changes in input voltage, load resistance and temperature. Motorola guarantees all Reference Devices to fall within the specified maximum voltage variations,  $\Delta V_Z$ , at the specifically indicated test temperatures and test current (JEDEC Standard #5). Temperature Coefficient is also specified but should be considered as a reference only—not a maximum rating.

Devices in this table are hermetically sealed structures. Includes JAN, JANIX AND JTXV devices.



			AVERAGE TEMPERATURE COEFFICIENT OVER THE OPERATING RANGE												Case
V <sub>Z</sub> Volts	Test Current mAdc	Test Temp Points	0.01 %/°C		0.005 %/°C		0.002 %/°C		0.001 %/°C		0.0005 %/°C				
			Device Type	$\Delta V_Z$ Max Volts	Device Type	$\Delta V_Z$ Max Volts	Device Type	$\Delta V_Z$ Max Volts	Device Type	$\Delta V_Z$ Max Volts	Device Type	$\Delta V_Z$ Max Volts			
6.2	7.5	A	1N821	0.096	1N823	0.048	1N825	0.019	1N827	0.009	1N829	0.005	299-02		
6.2	7.5	A	1N821A	0.096	1N823A	0.048	1N825A	0.019	1N827A	0.009	1N829A	0.005			
8.4	0.5	B	1N4565	0.018	1N4566	0.024	1N4567	0.010	1N4568	0.005	1N4569	0.002	DO-204AH (DO-35)		
	0.5	A	1N4565A	0.099	1N4566A	0.050	1N4567A	0.020	1N4568A	0.010	1N4569A	0.005			
	1.0	B	1N4570	0.048	1N4571	0.024	1N4572	0.010	1N4573	0.005	1N4574	0.002			
	1.0	A	1N4570A	0.099	1N4571A	0.050	1N4572A	0.020	1N4573A	0.010	1N4574A	0.005			
	2.0	B	1N4575	0.048	1N4576	0.024	1N4577	0.010	1N4578	0.005	1N4579	0.002			
	2.0	A	1N4575A	0.099	1N4576A	0.025	1N4577A	0.020	1N4578A	0.010	1N4579A	0.005			
	4.0	B	1N4580	0.048	1N4581	0.024	1N4582	0.010	1N4583	0.005	1N4584	0.002			
	4.0	A	1N4580A	0.099	1N4581A	0.050	1N4582A	0.020	1N4583A	0.010	1N4584A	0.005			
8.4	10	A	1N3154	0.130	1N3155	0.065	1N3156	0.026	1N3157	0.013			51-02		
	10	C	1N3154A	0.072	1N3155A	0.085	1N3156A	0.034	1N3157A	0.017					
8.5	0.5	B	1N4775	0.064	1N4776	0.032	1N4777	0.013	1N4778	0.006	1N4779	0.003	DO-204AA (DO-7)		
	0.5	A	1N4775A	0.132	1N4776A	0.066	1N4777A	0.026	1N4778A	0.013	1N4779A	0.007			
	1.0	B	1N4780	0.064	1N4781	0.032	1N4782	0.013	1N4783	0.006	1N4784	0.003			
	1.0	A	1N4780A	0.132	1N4781A	0.066	1N4782A	0.026	1N4783A	0.013	1N4784A	0.007			
9.0	7.5	B	1N935	0.067	1N936	0.033	1N937	0.013	1N938	0.006	1N939	0.003			
	7.5	A	1N935A	0.139	1N936A	0.069	1N937A	0.027	1N938A	0.013	1N939A	0.007			
	7.5	C	1N935B	0.184	1N936B	0.092	1N937B	0.037	1N938B	0.018	1N939B	0.009			
11.7	7.5	B	1N941	0.088	1N942	0.044	1N943	0.018	1N944	0.009	1N945	0.004	51-02 DO-204AA (DO-7)		
	7.5	A	1N941A	0.081	1N942A	0.090	1N943A	0.036	1N944A	0.018	1N945A	0.009			
	7.5	C	1N941B	0.239	1N942B	0.120	1N943B	0.047	1N944B	0.024	1N945B	0.012			

Test Temperature Points	
A	-55, 0, +25, +75, +100
B	0, +25, +75
C	-55, 0, +25, +75, +100, +150
D	0, +25, +70
E	-55, 0, +25, +75, +125
F	-55, 0, +75, +125, +185
G	+25, +75, +100


Non-suffix — Z<sub>TR</sub> = 15, "A" Suffix — Z<sub>TR</sub> = 10

☐ JAN/JANIX(V) available, .5% only. Military part in the 1N821 and 1N4565 series and supplied in the DO-7 package

5.0

## Precision Reference Diodes


Designed, manufactured and tested for ultra-high stability of voltage with time and temperature change. Use of special measurement equipment and voltage standards provide calibration directly traceable to the National Bureau of Standards.




Reference Voltage Volts	Test Current mA	Temperature Stability $\Delta V_Z$ (mV)	CERTIFIED VOLTAGE TIME STABILITY OVER 1000 HOURS OF OPERATION (Parts/Million Change)							
			5 PPM/1000 HR		<10 PPM/1000HR		<20 PPM/1000 HR		<40 PPM/1000 HR	
			Device Type	Change $\mu V$ Max	Device Type	Change $\mu V$ Max	Device Type	Change $\mu V$ Max	Device Type	Change $\mu V$ Max
6.2 ± .5%	7.5	2.5	MZ605	30	MZ610	60	MZ620	120	MZ640	240

# Transient Suppressors

Transient suppressors designed for applications requiring protection of voltage sensitive electronic devices in danger of destruction by high energy voltage transients. Select from standard factory available types or design the suppressor to meet specific needs by paralleling cells. For specific options, i.e., non-standard voltages, higher power capacity, and package configurations, consult factory.



Surge Current Characteristics



PEAK POWER DISSIPATION @ 1.0 ms = 600 WATTS


Breakdown Voltage		Device Type	I <sub>RSM</sub> Maximum Reverse Surge Current Amp	V <sub>RSM</sub> Maximum Reverse Voltage @ I <sub>RSM</sub> Volts	Case
V(BR) Volts Nom	@I <sub>T</sub> mA				
6.8	10	P6KE6.8	56	10.8	17-02
7.5	10	P6KE7.5	51	11.7	
8.2	10	P6KE8.2	48	12.5	
9.1	1.0	P6KE9.1	44	13.8	
10	1.0	P6KE10	40	15	
11	1.0	P6KE11	37	16.2	
12	1.0	P6KE12	35	17.3	
13	1.0	P6KE13	32	19	
15	1.0	P6KE15	27	22	
16	1.0	P6KE16	26	23.5	
18	1.0	P6KE18	23	26.5	
20	1.0	P6KE20	21	29.1	
22	1.0	P6KE22	19	31.9	
24	1.0	P6KE24	17	34.7	
27	1.0	P6KE27	15	39.1	
30	1.0	P6KE30	14	43.5	
33	1.0	P6KE33	12.6	47.7	
36	1.0	P6KE36	11.6	52	
39	1.0	P6KE39	10.6	56.4	
43	1.0	P6KE43	9.6	61.9	
47	1.0	P6KE47	8.9	67.8	
51	1.0	P6KE51	8.2	73.5	↓
56	1.0	P6KE56	7.4	80.5	
62	1.0	P6KE62	6.8	89	
68	1.0	P6KE68	6.1	98	
75	1.0	P6KE75	5.5	108	
82	1.0	P6KE82	5.1	118	
91	1.0	P6KE91	4.8	131	
100	1.0	P6KE100	4.2	144	
110	1.0	P6KE110	3.8	158	
120	1.0	P6KE120	3.5	173	
130	1.0	P6KE130	3.2	187	↓
150	1.0	P6KE150	2.8	215	
160	1.0	P6KE160	2.6	230	
170	1.0	P6KE170	2.5	244	
180	1.0	P6KE180	2.3	258	
200	1.0	P6KE200	2.1	287	

Breakdown Voltage for Standard is  $\pm 10\%$  Tolerance;  $\pm 5\%$  version is available by adding "A", i.e., P6KE6.8A. Clipper (back to back) versions are available by ordering with a "C" or "CA" suffix, i.e., P6KE6.8C or P6KE6.8CA.

5.0



# TRANSIENT SUPPRESSORS (continued)



PEAK POWER DISSIPATION @ 1.0 ms = 1500 WATTS

Breakdown Voltage		Device Type		I <sub>IRM</sub> Maximum Reverse Surge Current Amp	V <sub>IRM</sub> Maximum Reverse Voltage @ I <sub>IRM</sub> Volts	Case
V(BR) Volts Nom	@1T mA					
6.0	1.0	1N5908		120	8.5	41-11 ↓
6.8	10	1N6267	1.5KE6.8	139	10.6	
7.5	10	1N6268	1.5KE7.5	128	11.7	
8.2	10	1N6269	1.5KE8.2	120	12.5	
9.1	1.0	1N6270	1.5KE9.1	109	13.8	
10	1.0	1N6271	1.5KE10	100	15.0	
11	1.0	1N6272	1.5KE11	93	16.2	
12	1.0	1N6273	1.5KE12	87	17.3	
13	1.0	1N6274	1.5KE13	79	19.0	
15	1.0	1N6275	1.5KE15	68	22.0	
16	1.0	1N6276	1.5KE16	64	23.5	
18	1.0	1N6277	1.5KE18	56.5	26.5	
20	1.0	1N6278	1.5KE20	51.5	29.1	
22	1.0	1N6279	1.5KE22	47.0	31.9	
24	1.0	1N6280	1.5KE24	43.0	34.7	
27	1.0	1N6281	1.5KE27	38.5	39.1	
30	1.0	1N6282	1.5KE30	34.5	43.5	
33	1.0	1N6283	1.5KE33	31.5	47.7	
36	1.0	1N6284	1.5KE36	29.0	52	
39	1.0	1N6285	1.5KE39	26.5	56.4	
43	1.0	1N6286	1.5KE43	24	61.9	
47	1.0	1N6287	1.5KE47	22.2	67.8	
51	1.0	1N6288	1.5KE51	20.4	73.5	
56	1.0	1N6289	1.5KE56	18.6	80.5	
62	1.0	1N6290	1.5KE62	16.9	89	
68	1.0	1N6291	1.5KE68	15.3	98	
75	1.0	1N6292	1.5KE75	13.9	108	
82	1.0	1N6293	1.5KE82	12.7	118	
91	1.0	1N6294	1.5KE91	11.4	131	↓
100	1.0	1N6295	1.5KE100	10.4	144	
110	1.0	1N6296	1.5KE110	9.5	158	
120	1.0	1N6297	1.5KE120	8.7	173	
130	1.0	1N6298	1.5KE130	8.0	187	
150	1.0	1N6299	1.5KE150	7.0	215	
160	1.0	1N6300	1.5KE160	6.5	230	
170	1.0	1N6301	1.5KE170	6.2	244	
180	1.0	1N6302	1.5KE180	5.8	258	
200	1.0	1N6303	1.5KE200	5.2	287	
220	1.0		1.5KE220	4.3	344	↓
250	1.0		1.5KE250	5.0	360	

Breakdown Voltage for Standard is  $\pm 10\%$  Tolerance;  $\pm 5\%$  version is available by adding "A", i.e., 1N6267A, 1.5KE6.8A. Clipper (back to back) versions are available by ordering the 1.5KE series with a "C" or "CA" suffix, i.e., 1.5KE6.8C or 1.5KE6.8CA.

(continued on next page)

## TRANSIENT SUPPRESSORS (continued)

PEAK POWER DISSIPATION @ 1.0 ms = 1500 WATTS

$V_{RRM}$ Working Peak Reverse Voltage (Blocking or Stand-Off Voltage)	Device Type	Clipper (Back To Back) Version	$I_{RSM}$ Maximum Reverse Surge Current Amp	$V_{RSM}$ Maximum Reverse Voltage @ $I_{RSM}$ Volts	Case
5.0	1N6373 / ICTE-5 / MPTE-5	ICTE-5C	160	9.4	41-11
8.0	1N6374 / ICTE-8 / MPTE-8	1N6382	100	15	↓
10	1N6375 / ICTE-10 / MPTE-10	1N6383	90	16.7	
12	1N6376 / ICTE-12 / MPTE-12	1N6384	70	21.2	
15	1N6377 / ICTE-15 / MPTE-15	1N6385	60	25	
18	1N6378 / ICTE-18 / MPTE-18	1N6386	50	30	
22	1N6379 / ICTE-22 / MPTE-22	1N6387	40	37.5	
36	1N6380 / ICTE-36 / MPTE-36	1N6388	23	65.2	
45	1N6381 / ICTE-45 / MPTE-45	1N6389	19	78.9	

PEAK POWER DISSIPATION @ 1.0 ms = 8000 WATTS

$V_R$ Operating Voltage		Device Type	$I_R$ Reverse Current $\mu A$	$\Delta V_Z$ Breakdown Voltage		$V_C$ Clamping Voltage		$V_F$ Forward Voltage		Case
Nom Vdc	$V_{(RMS)}$			Min Volts	@ mA	Max Volts	@ Amp	$I_F$ Volts	@ Amp	
14	10	MPZ5-16A	50	16	0.4	24	200	1.5	10	119-01
14	10	MPZ5-16B	↓	16	0.4	20	200	↓	↓	↓
28	20	MPZ5-32A	↓	32	0.2	50	100	↓	↓	↓
28	20	MPZ5-32B	↓	32	0.2	45	100	↓	↓	↓
28	20	MPZ5-32C	↓	32	0.2	40	100	↓	↓	↓
165	117	MPZ5-180A	↓	180	0.03	250	20	↓	↓	↓
165	117	MPZ5-180B	↓	180	0.03	225	20	↓	↓	↓
165	117	MPZ5-180C	↓	180	0.03	205	20	↓	↓	↓

## Automotive Transient Suppressors

Automotive Transient Suppressors are designed for protection against over-voltage conditions in the auto electrical system including the "LOAD DUMP" phenomenon that occurs when the battery open circuits while the car is running.

AUTOMOTIVE TRANSIENT SUPPRESSOR		
	194-01	
$V_{RRM}$ (Volts)		
23	MR2525L	MR2520L
$I_O$ (Amp)	6	6
$V_{BR}$ (Volts)	24-32	24-32
$I_{RSM}^*$ (Amp)	110	68
$T_C$ @ Rated $I_O$ (°C)	150	150
$T$ (°C)	175	175

\* Time Constant = ms,  
Duty Cycle ≤ 1.0%,  $T_C = 25^\circ C$ .

# Lead Tape Packaging Standards for Axial-Lead Components

**1.0 SCOPE** — This document covers packaging requirements for the following axial-lead components for use in automatic testing and assembly equipment: Motorola Case 51 (DO-7), Case 52 (DO-13), Case 59 (DO-41), Case 267, Case 299 (DO-35), Case 59-04 and Case 17. Packaging, as covered in this document, shall consist of axial-lead components mounted by their leads on pressure-sensitive tape, wound onto a reel.

**2.0 PURPOSE** — This document establishes Motorola standard practices for lead-tape packaging of axial-lead components and meets the requirements of EIA Standard RS-296-D "Lead-taping of components on axial lead configuration for automatic insertion", level 1.

## 3.0 REQUIREMENTS

### 3.1 Component Leads

**3.1.1** — Component leads shall not be bent beyond dimension E from their nominal position. See Figure 2.

**3.1.2** — The "C" dimension shall be governed by the overall length of the reel packaged component. The distance between flanges shall be 0.059 inch to 0.315 inch greater than the overall component length. See Figure 2 and 3.

**3.1.3** — Cumulative dimension "A" tolerance shall not exceed 0.059 over 5 in consecutive components.

**ORIENTATION** — All polarized components must be oriented in one direction. The cathode lead tape shall be blue, and the anode tape shall be white. See Figure 1.

### 3.3 Reeling

**3.3.1** — Components on any reel shall not represent more than two date codes when date code identification is required.

**3.3.2** — Components leads shall be positioned perpendicularly between pairs of 0.250 inch tape. See Figure 2.

**3.3.3** — A minimum 12 inch leader of tape shall be provided before the first and last component on the reel.

**3.3.4** — 50 lb. Kraft paper is wound between layers of components as far as necessary for component protection. Width of paper is 0.062 inch to 0.750 inch less than "C" dimension of reel. See Figure 3.

**3.3.5** — Components shall be centered between tapes such that the difference between D1 and D2 does not exceed 0.055

**3.3.6** — Staple shall not be used for splicing. No more than 4 layers of tape shall be used in any splice area and no tape shall be offset from another by more than 0.031 inch noncumulative. Tape splices shall overlap at least 6 inches for butt joints and at least 3 inches for lap joints, and shall not be weaker than unspliced tape.

**3.3.7** — Quantity per reel shall be as indicated in Table 1. Orders for tape and reeled product will only be processed and shipped in full reel increments. Scheduled orders must be in releases of full reel increments or multiples thereof. High volume orders and releases (item numbers 6 through 10 excepted) may be reeled on 14.00 inch reels at Motorola's option, therefore making the quantity per reel twice that shown for the 10.50 inch reels.

**3.3.8** — A maximum of 0.25% of the components per reel quantity may be missing without consecutive missing per level 1 of RS-296-D.

**3.3.9** — The single face roll pad shall be placed around the finished reel and taped securely. Each reel shall then be placed in an appropriate container.

**3.4 MARKING** — Minimum reel and carton marking shall consist of the following: See Figure 3.

Quantity

Purchase order number

Quantity

Date of reeling (when applicable)

Manufacturer's name

Electrical value (when applicable)

Date codes (when applicable; see note 3.3.1)

Tape (when applicable)

**4.0** — Requirements differing from this Motorola standard shall be negotiated with the factory.

The packages indicated in the following table are suitable for lead tape packaging. The table indicates the specific devices (rectifiers and/or zeners) that can be obtained from Motorola in reel packaging, and provides the appropriate packaging specification.

TABLE 1—PACKAGING DETAILS (ALL DIMENSIONS IN INCHES)

Case Type	Product Category	Quantity Per Reel (Item 3.3.7)	Component Spacing A	Tape Spacing B	Reel Dimensions		Max Off Alignment E	Item Number
					C	D (max)		
Case 51 (DO-7)	Zeners	3000	0.200 ± 0.020	2.062 ± 0.059	3.00	10.50	0.047 ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	1
Case 299 (DO-35)	Zeners	3000	0.200 ± 0.020	2.062 ± 0.059	3.00	10.50		2
Case 17	Zeners	2000	0.200 ± 0.015	2.062 ± 0.059	3.00	10.50		3
Case 59-03 (DO-41)	Zeners	3000	0.200 ± 0.015	2.062 ± 0.059	3.00	10.50		4
Case 59-01 (DO-41)	Zeners	3000	0.200 ± 0.015	2.062 ± 0.059	3.00	10.50		5
Case 59-04	Rectifiers	5000	0.200 ± 0.020	2.062 ± 0.059	3.00	14.00		6
Case 52 (DO-13)	Zeners	1500	0.400 ± 0.020	2.500 ± 0.059	3.81	14.00		7
Case 267	Rectifiers	1500	0.400 ± 0.020	2.062 ± 0.059	3.00	14.00		8
Case 41-11	Zeners	1500	0.400 ± 0.020	2.500 ± 0.059	3.81	14.00		9
Case 194-01	Rectifiers	720	0.500 ± 0.020	1.875 ± 0.059	3.00	14.00		10
Case 194-05	Rectifiers	810	0.400 ± 0.020	1.875 ± 0.059	3.00	14.00		11

FIGURE 1 — REEL PACKING




FIGURE 2 — COMPONENT SPACING





FIGURE 3 — REEL DIMENSIONS



# OUTLINE DIMENSIONS LEADFORM OPTIONS MOUNTING HARDWARE & TECHNIQUES

## Contents

	Page
Power Transistor Package	
Outline Dimensions .....	6-2
Thyristor Outline	
Dimensions .....	6-4
Power Transistor	
Leadform Options .....	6-7
Power Transistor	
Mounting Hardware .....	6-11
Thyristor Mounting	
Hardware .....	6-25
Power Semiconductors	
Mounting Techniques .....	6-26

# Power Transistor Package Outline Dimensions


## CASE 1-05 TO-204AA

STYLE 1: BASE  
CASE: COLLECTOR

STYLE 3: GATE  
2. SOURCE  
CASE: DRAIN

DIM	MIN	MAX	MIN	MAX
A	39.37	—	1.550	—
B	21.08	—	0.830	—
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	1.187 BSC	—	—
G	10.92 BSC	0.430 BSC	—	—
H	5.46 BSC	0.215 BSC	—	—
J	16.89 BSC	0.665 BSC	—	—
K	11.18	12.19	0.440	0.480
L	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.151	0.165

- NOTES:
1. DIMENSIONS D AND V ARE DATUMS
  2.  $\square$  OPERATING PLANE AND DATUM
  3. POSITIONAL TOLERANCE FOR MOUNTING HOLE:
    - $\phi$  0.13 (0.005) @ T [V] @ G
  4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973




## CASE 1-04 TO-204AA

STYLE 1: BASE  
CASE: COLLECTOR

STYLE 3: GATE  
2. SOURCE  
CASE: DRAIN

DIM	MIN	MAX	MIN	MAX
A	39.37	—	1.550	—
B	21.08	—	0.830	—
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	1.187 BSC	—	—
G	10.92 BSC	0.430 BSC	—	—
H	5.46 BSC	0.215 BSC	—	—
J	16.89 BSC	0.665 BSC	—	—
K	11.18	12.19	0.440	0.480
L	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	2.54	2.95	0.100	0.120
V	3.81	4.19	0.151	0.165

- NOTES:
1. DIAMETER V AND SURFACE W ARE DATUMS
  2. POSITIONAL TOLERANCE FOR HOLE G:
    - $\phi$  0.13 (0.005) @ T [V] @ G
  3. POSITIONAL TOLERANCE FOR LEADS:
    - $\phi$  0.13 (0.005) @ T [V] @ G
  4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973




## CASE 31-03 TO-205AA

STYLE 1: PIN 1, EMITTER  
2. BASE  
3. COLLECTOR

DIM	MIN	MAX	MIN	MAX
A	8.51	9.40	0.335	0.370
B	7.75	8.51	0.305	0.335
C	6.10	6.60	0.240	0.260
D	0.406 (0.533)	0.016	0.021	—
E	0.229	3.18	0.009	0.125
F	0.406 (0.483)	0.016	0.019	—
G	5.08 BSC	0.200 BSC	—	—
H	0.711 (0.864)	0.028	0.034	—
J	0.734 (1.14)	0.029	0.045	—
K	30.10	44.45	1.500	1.750
L	6.35	—	0.250	—
M	45° BSC	45° BSC	—	—
N	—	1.27	—	0.050
P	2.54	—	0.100	—
S	—	0.25	—	0.010

- NOTES:
1. LEAD POSITIONAL TOLERANCE:
    - $\phi$  0.13 (0.005) @ T [V] @ G
  2. DIA. SHALL BE HOLE DIMENSION MINUS P.D.M.
  3. DIA. SHALL APPLY BETWEEN K MINUS L DIM.
  4. LEAD DIAMETER IF NOT CONTROLLED WITHIN LENGTH N BEYOND K DIMENSION
  5. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973
  6. CONTROLLING DIMENSION: INCH




## CASE 11-01 TO-204AA

STYLE 1: PIN 1, BASE  
CASE: COLLECTOR

DIM	MIN	MAX	MIN	MAX
A	39.37	—	1.550	—
B	21.08	—	0.830	—
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	30.15 BSC	1.187 BSC	—	—
G	10.92 BSC	0.430 BSC	—	—
H	5.46 BSC	0.215 BSC	—	—
J	16.89 BSC	0.665 BSC	—	—
K	11.18	12.19	0.440	0.480
L	3.81	4.08	0.151	0.161
R	—	26.67	—	1.050
V	3.81	4.08	0.151	0.161

- NOTES:
1. DIAMETER V AND SURFACE T ARE DATUMS
  2. POSITIONAL TOLERANCE FOR HOLE G:
    - $\phi$  0.13 (0.005) @ T [V] @ G
  3. POSITIONAL TOLERANCE FOR LEADS:
    - $\phi$  0.13 (0.005) @ T [V] @ G
  4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973




## CASE 79-02 TO-205AD

DIM	MIN	MAX	MIN	MAX
A	8.89	9.40	0.350	0.370
B	8.00	8.51	0.315	0.335
C	6.10	6.60	0.240	0.260
D	0.406 (0.533)	0.016	0.021	—
E	0.229	3.18	0.009	0.125
F	0.406 (0.483)	0.016	0.019	—
G	4.83	5.33	0.190	0.210
H	0.711 (0.864)	0.028	0.034	—
J	0.737	1.02	0.029	0.040
K	12.70	—	0.500	—
L	6.35	—	0.250	—
M	45° NOM	45° NOM	—	—
P	—	1.27	—	0.050
Q	90° NOM	90° NOM	—	—
R	2.54	—	0.100	—

All JEDEC dimensions and Notes apply.

STYLE 1: PIN 1, EMITTER  
2. BASE  
3. COLLECTOR




## CASE 77-04 TO-126

STYLE 1: PIN 1, EMITTER  
2. COLLECTOR  
3. BASE

DIM	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.025
E	2.92	3.18	0.115	0.125
F	2.31	2.48	0.091	0.097
G	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	—	30.15	—	1.187
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

- NOTES:
2. LEADS, TRUE POSITIONED WITHIN 0.25 mm (0.010) DIA. TO DIM. "A" & "B" AT MAXIMUM MATERIAL CONDITION.




## CASE 80-02 TO-213AA

DIM	MIN	MAX	MIN	MAX
A	11.94	12.70	0.470	0.500
B	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.51	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.59	0.570	0.580
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and Notes Apply.


STYLE 1: PIN 1, BASE  
2. EMITTER  
CASE: COLLECTOR



## CASE 152-02

DIM	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC	0.100 BSC	—	—
H	3.94	4.19	0.155	0.165
I	0.36	0.41	0.014	0.016
L	25.07	12.70	0.475	0.500
M	12.02	12.53	0.985	1.005
N	5.08 BSC	0.200 BSC	—	—
Q	2.38	2.68	0.094	0.106
R	1.14	1.40	0.045	0.055

- NOTE:
1. LEADS WITHIN 0.15 mm (0.006) TOTAL OF TRUE POSITION AT CASE, AT MAXIMUM MATERIAL CONDITION.



6.0




# CASE 197-01 TO-204AE (Type) (TO-3) Except Pin Diameter

STYLE 1  
PIN 1 BASE  
2 EMITTER  
CASE COLLECTOR

STYLE 2  
PIN 1 EMITTER  
2 BASE  
CASE COLLECTOR


STYLE 3  
PIN 1 GATE  
2 SOURCE  
CASE DRAIN



DIM	MIN	MAX	MIN	MAX
A	38.35	38.37	1.510	1.500
B	19.30	21.08	0.760	0.830
C	6.35	6.72	0.250	0.300
D	1.45	1.60	0.057	0.063
E	3.43	3.63	0.135	0.143
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
I	16.64	17.15	0.655	0.675
J	11.18	12.19	0.440	0.480
K	3.84	4.08	0.151	0.161
L	24.89	26.67	0.980	1.050

# CASE 160-03 TO-210AA

STYLE 1  
PIN 1 EMITTER  
2 BASE  
3 COLLECTOR



DIM	MIN	MAX	MIN	MAX
B	10.77	11.10	0.424	0.437
C	8.13	11.09	0.320	0.468
E	2.29	3.81	0.090	0.150
G	4.70	5.46	0.185	0.215
H	1.98	2.00	0.078	0.078
J	10.16	11.56	0.400	0.455
K	14.48	19.38	0.570	0.763
L	2.29	2.79	0.090	0.110
N	—	—	—	0.250
P	4.14	4.80	0.163	0.189
Q	1.07	1.65	0.040	0.065
R	8.08	9.65	0.318	0.380
S	4.72	4.30	0.1658	0.1697
T	9.65	11.10	0.380	0.437


All JEDEC dimensions and notes apply  
Collector isolated from case

# CASE 306-04 TO-302AC

DIM	MIN	MAX	MIN	MAX
A	21.54	22.35	0.850	0.880
B	5.51	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.65	4.86	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
O	3.55	3.81	0.140	0.150
R	1.07	1.94	0.042	0.089
T	7.87	9.14	0.310	0.360


STYLE 1  
PIN 1 EMITTER  
2 BASE  
3 COLLECTOR  
4 COLLECTOR

STYLE 3  
PIN 1 BASE  
2 COLLECTOR  
3 EMITTER  
4 COLLECTOR



# CASE 221A-02 TO-220AB

STYLE 1  
PIN 1 BASE  
2 COLLECTOR  
3 EMITTER  
4 COLLECTOR



DIM	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.81	4.27	0.147	0.167
G	2.41	2.67	0.095	0.105
H	2.78	3.03	0.110	0.120
J	0.36	0.55	0.014	0.022
K	10.70	14.27	0.560	0.567
L	1.14	1.30	0.044	0.051
N	4.83	5.30	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.29	0.080	0.110
S	1.14	1.30	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.90	1.27	0.030	0.050
V	1.14	—	0.045	—
Z	—	2.53	—	0.089


NOTES

- 1 DIMENSION H APPLIES TO ALL LEADS
- 2 DIMENSION L APPLIES TO LEADS 1 AND 3
- 3 DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED
- 4 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1987
- 5 CONTROLLING DIMENSION INCH

# CASE 340-01 TO-218AC


DIM	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.41	3.20	0.095	0.126
J	0.38	0.64	0.015	0.025
N	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
M	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

STYLE 1  
PIN 1 BASE  
2 COLLECTOR  
3 EMITTER  
4 COLLECTOR



# CASE 90-05 TO-225AB

DIM	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22	4.50	0.166	0.176
H	2.67	2.93	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	30 TYP	90 TYP	—	—
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255
V	2.03	—	0.080	—




- NOTES
- 1 DIM "U" UNCONTROLLED IN ZONE "H"
  - 2 DIM "V" DIA THRU
  - 3 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1987
  - 4 CONTROLLING DIMENSION INCH

# CASE 346-01 MO-040AA

DIM	MIN	MAX	MIN	MAX
A	53.09	53.34	2.092	2.102
B	55.37	56.34	2.180	2.210
C	6.35	6.72	0.250	0.263
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.41	3.20	0.095	0.126
J	0.38	0.64	0.015	0.025
N	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
M	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

STYLE 1  
PIN 1 BASE  
2 EMITTER  
3 COLLECTOR  
4 COLLECTOR  
5 COLLECTOR




NOTES

- 1 DIMENSION A AND B ARE DATUMS
- 2 "CT" IS SEATING PLANE
- 3 POSITIONAL TOLERANCE FOR MOUNTING HOLES
- 4 DIMENSIONING AND TOLERANCING PER ANSI Y14.5-1973

# CASE 353-01

STYLE 1  
PIN 1 BASE  
2 EMITTER  
3 COLLECTOR  
4 DRAIN

DIM	MIN	MAX	MIN	MAX
A	30.11	40.13	1.140	1.580
B	33.82	44.93	1.330	1.774
C	—	30.32	—	0.800
D	0.88	0.83	0.021	0.033
E	8.80	8.81	0.327	0.347
F	4.44	—	—	0.175
G	29.67	30.82	1.168	1.215
H	10.08	10.08	0.200	0.200
J	0.93	1.09	0.037	0.043
K	1.30	1.30	0.050	0.050
L	2.92	3.30	0.115	0.130
N	17.14	17.35	0.675	0.685
O	3.23	3.80	0.127	0.152
R	10.41	10.79	0.410	0.425
S	5.84	1.85	0.230	0.740
T	—	1.85	—	0.075
U	1.27	1.52	0.050	0.060
V	4.69	4.93	0.180	0.193
X	20.15	20.15	0.785	0.785



NOTES

- 1 DIMENSION A AND B ARE DATUMS AND TO MATCH DRAWING SURFACE AND SEATING PLANE
- 2 POSITIONAL TOLERANCE FOR MOUNTING HOLES
- 3 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1987
- 4 CONTROLLING DIMENSION INCH
- 5 MOUNTING HOLE CATES (DIMENSION L) SAME AS TO 3M TO 3 FAMILY




# THYRISTOR OUTLINE DIMENSIONS

**Case 22A-01**  
Style 1

STYLE 1:  
PIN 1. EMITTER  
2. BASE 1  
3. BASE 2


DIM	MILLIMETERS			INCHES		
	MIN	MAX		MIN	MAX	
A	5.31	5.84	0.209	0.230		
B	4.52	4.95	0.178	0.195		
C	4.32	5.33	0.170	0.210		
D	0.41	0.48	0.016	0.019		
E	2.54 TYP		0.100 TYP			
G	0.91	1.17	0.036	0.045		
H	0.71	1.22	0.028	0.048		
K	12.70	-	0.500	-		
M	45° TYP		45° TYP			
N	1.27 TYP		0.050 TYP			



**Case 54-05**  
Style 2

STYLE 2: (THY)  
PIN 1. GATE  
2. CATHODE  
CASE: ANODE


DIM	MILLIMETERS			INCHES		
	MIN	MAX		MIN	MAX	
A	-	39.12	-	1.540		
B	-	20.70	-	0.815		
C	-	7.92	-	0.312		
D	1.22	1.30	0.048	0.051		
E	2.84	3.05	0.112	0.120		
F	29.90	30.40	1.177	1.197		
G	10.67	11.18	0.420	0.440		
H	5.33	5.58	0.210	0.220		
J	16.54	16.79	0.651	0.661		
K	8.13	10.67	0.320	0.420		
Q	3.84	4.09	0.151	0.161		
R	-	26.16	-	1.030		



**Case 61-03**  
Style 1

STYLE 1:  
PIN 1. GATE  
2. CATHODE  
CASE: ANODE

DIM	MILLIMETERS			INCHES		
	MIN	MAX		MIN	MAX	
A	38.23	39.12	1.505	1.540		
B	20.32	20.70	0.800	0.815		
C	6.99	7.92	0.275	0.312		
D	4.93	5.33	0.190	0.210		
E	2.84	3.05	0.112	0.120		
F	29.90	30.40	1.177	1.197		
G	10.67	11.18	0.420	0.440		
H	5.33	5.58	0.210	0.220		
J	16.54	16.79	0.651	0.661		
K	16.51	17.27	0.650	0.680		
N	3.30	4.32	0.130	0.170		
Q	3.84	4.09	0.151	0.161		
R	24.64	26.16	0.970	1.030		
U	2.29	2.79	0.090	0.110		




**Case 22-03**  
TO-206AA (TO-18)  
Styles 5, 6, 9

STYLE 5:  
PIN 1. EMITTER  
2. BASE 1  
3. BASE 2

STYLE 6:  
PIN 1. CATHODE  
2. GATE  
3. ANODE

DIM	MILLIMETERS			INCHES		
	MIN	MAX		MIN	MAX	
A	5.31	5.84	0.209	0.230		
B	4.52	4.95	0.178	0.195		
C	4.32	5.33	0.170	0.210		
D	0.406	0.533	0.016	0.021		
E	-	0.792	-	0.030		
F	0.406	0.483	0.016	0.019		
G	2.54 BSC	-	0.100 BSC	-		
H	0.914	1.17	0.036	0.046		
J	0.711	1.22	0.028	0.048		
K	12.70	-	0.500	-		
L	5.35	-	0.250	-		
M	45° BSC	-	45° BSC	-		
N	1.27 BSC	-	0.050 BSC	-		
P	-	1.27	-	0.050		

STYLE 9:  
PIN 1. ANODE 2  
2. ANODE 1  
3. GATE  
(CONNECTED TO CASE)



All JEDEC notes and dimensions apply.

**Case 29-02**  
TO-226AA (TO-92)  
Style 9, 10, 12, 16

STYLE 9:  
PIN 1. BASE 1  
2. EMITTER  
3. BASE 2

STYLE 10:  
PIN 1. CATHODE  
2. GATE  
3. ANODE


STYLE 28:  
PIN 1. CATHODE  
2. ANODE  
3. GATE

STYLE 12:  
PIN 1. MAIN TERMINAL 1  
2. GATE  
3. MAIN TERMINAL 2

STYLE 16:  
PIN 1. ANODE  
2. GATE  
3. CATHODE

All JEDEC dimensions and notes apply.

DIM	MILLIMETERS			INCHES		
	MIN	MAX		MIN	MAX	
A	4.32	5.33	0.170	0.210		
B	4.44	5.21	0.175	0.205		
C	3.18	4.19	0.125	0.165		
D	0.41	0.56	0.016	0.022		
F	0.41	0.48	0.016	0.019		
G	1.14	1.40	0.045	0.055		
H	-	2.54	-	0.100		
J	2.41	2.67	0.095	0.105		
K	12.70	-	0.500	-		
L	5.35	-	0.250	-		
N	2.03	2.87	0.080	0.105		
P	2.32	-	0.115	-		
R	3.43	-	0.135	-		
S	0.38	0.41	0.014	0.016		



**Case 59-04**  
Style 1

DIM	MILLIMETERS			INCHES		
	MIN	MAX		MIN	MAX	
A	5.97	6.60	0.235	0.260		
B	2.79	3.05	0.110	0.120		
D	0.76	0.86	0.030	0.034		
K	27.94	-	1.100	-		

## NOTES

1. ALL RULES AND NOTES ASSOCIATED WITH JEDEC DD-041 OUTLINE SHALL APPLY.
2. POLARITY DENOTED BY CATHODE BAND.
3. LEAD DIAMETER NOT CONTROLLED WITHIN "F" DIMENSION.




6.0

**Case 63-02**  
TO-64  
Style 1

STYLE 1:  
PIN 1. CATHODE  
2. GATE  
STUD - ANODE


DIM	MILLIMETERS			INCHES		
	MIN	MAX		MIN	MAX	
A	12.57	12.83	0.495	0.505		
B	10.27	11.10	0.424	0.437		
C	-	10.80	-	0.425		
D	3.94	4.10	0.155	0.165		
E	-	3.96	-	0.140		
J	10.16	11.51	0.400	0.453		
K	-	21.77	-	0.855		
L	-	17.78	-	0.700		
N	-	7.11	-	0.280		
P	1.02	1.51	0.040	0.015		



# Case 77-04

Styles 2, 5, 7

STYLE 2  
PIN 1. CATHODE  
2. ANODE  
3. GATE



STYLES 1, 5  
PIN 1. MT1  
2. GATE  
3. MT2

MILLIMETERS			INCHES		
DIM	MIN	MAX	MIN	MAX	
A	10.80	11.05	0.425	0.435	
B	7.49	7.75	0.295	0.305	
C	2.41	2.67	0.095	0.105	
D	0.51	0.68	0.020	0.026	
F	2.92	3.18	0.115	0.125	
G	2.31	2.46	0.091	0.097	
H	1.27	2.41	0.050	0.095	
J	0.38	0.64	0.015	0.025	
K	15.11	16.54	0.595	0.655	
M	30 TYP				
Q	3.16	4.01	0.148	0.158	
R	1.14	1.40	0.045	0.055	
S	0.64	0.89	0.025	0.035	
U	3.68	3.94	0.145	0.155	
V	1.02		0.040		


# Case 79-02

TO-39

Style 3

MILLIMETERS			INCHES		
DIM	MIN	MAX	MIN	MAX	
A	8.89	9.40	0.350	0.370	
B	8.00	8.51	0.315	0.335	
C	6.10	6.60	0.240	0.260	
D	0.406	0.533	0.016	0.021	
E	0.229	3.18	0.009	0.125	
F	0.406	1.483	0.016	0.075	
G	4.83	5.33	0.190	0.210	
H	0.711	0.864	0.028	0.034	
J	0.737	1.02	0.029	0.040	
K	12.70		0.500		
L	8.35		0.250		
M	45° NOM		45° NOM		
N	1.27		0.050		
Q	90° NOM		90° NOM		
R	2.54		0.100		

STYLE 3  
PIN 1. CATHODE  
2. GATE  
3. ANODE




All JEDEC dimensions and notes apply.

# Case 86-01

Style 1

STYLE 1:  
PIN 1. GATE  
2. CATHODE  
STUD. ANODE




MILLIMETERS			INCHES		
DIM	MIN	MAX	MIN	MAX	
A	11.10		0.437		
B	7.87		0.310		
C	1.78 TYP		0.070 TYP		
E	7.29	7.79	0.287	0.307	
F	10.72	11.48	0.422	0.452	
K	16.76		0.660		
L	15.49		0.610		

NOTE:  
1. DIM "C" MEASURED AT CAN.

# Case 87L-02

Style 1

STYLE 1:  
PIN 1. GATE  
2. CATHODE  
3. ANODE




MILLIMETERS			INCHES		
DIM	MIN	MAX	MIN	MAX	
A	10.92		0.430		
B	8.89		0.350		
C	5.97		0.235		
D	0.76	1.06	0.030	0.042	
E	2.29	2.79	0.090	0.110	
F	8.39	9.35	0.330	0.370	
K	31.53		1.240		
L	31.53 TYP		1.240 TYP		
M	1.68	1.81	0.065	0.075	
P	3.43	3.68	0.135	0.145	
Q	4.57	5.08	0.180	0.200	
R	36.48		1.430		

NOTES:  
1. DIM "C" MEASURED AT CAN.  
2. LEAD W/ 3 ± 5° DISPLACEMENT

# Case 90-05

Styles 1, 4

STYLE 1:  
PIN 1. CATHODE  
2. ANODE  
STUD. ANODE



MILLIMETERS			INCHES		
DIM	MIN	MAX	MIN	MAX	
A	16.13	16.38	0.635	0.645	
B	12.52	12.83	0.495	0.505	
C	3.18	3.43	0.125	0.135	
D	1.09	1.24	0.043	0.049	
F	3.51	3.76	0.138	0.148	
G	4.22 BSC		0.168 BSC		
H	2.67	2.92	0.105	0.115	
J	0.813	0.864	0.032	0.034	
K	15.11	16.38	0.595	0.645	
M	30 TYP				
Q	4.70	4.95	0.185	0.195	
R	1.91	2.16	0.075	0.085	
U	6.22	6.48	0.245	0.255	
V	2.03		0.080		

NOTES:  
1. DIM "D" UNCONTROLLED IN ZONE "H"  
2. DIM "F" DIA THRU  
3. HEAT SINK CONTACT AREA (BOTTOM)  
4. LEADS WITHIN 0.005" RAD OF TRUE POSITION TYP AT MAXIMUM MATERIAL CONDITION.


# Case 174-04

Styles 1, 3

MILLIMETERS			INCHES		
DIM	MIN	MAX	MIN	MAX	
A	12.73	12.83	0.501	0.505	
B	11.81	12.06	0.465	0.475	
C	8.39	9.65	0.330	0.380	
E	2.54		0.100		
F	0.89	2.16	0.035	0.085	
H	3.75	4.41	0.148	0.174	
J	2.04	2.46	0.080	0.097	
K	20.32		0.800		
N	12.95		0.510		
Q	1.65	4.08	0.065	0.160	

STYLE 1:  
TERM. 1. GATE  
2. CATHODE  
3. ANODE

STYLE 3:  
TERM. 1. GATE  
2. MAIN TERMINAL 1  
3. MAIN TERMINAL 2




# Case 175-03

Styles 1, 3

STYLE 1:  
TERM 1. CATHODE  
2. GATE  
STUD. ANODE

STYLE 2:  
TERM 1. ANODE  
2. GATE  
STUD. CATHODE

STYLE 3:  
TERM 1. MAIN TERMINAL 1  
2. GATE  
STUD. MAIN TERMINAL 2



MILLIMETERS			INCHES		
DIM	MIN	MAX	MIN	MAX	
A	15.54	15.60	0.604	0.614	
B	14.80	14.90	0.581	0.585	
C	20.70	24.13	0.815	0.950	
F	0.89	2.16	0.035	0.085	
H	3.75	4.41	0.148	0.174	
J	10.67	11.56	0.420	0.455	
K	9.78	10.54	0.385	0.416	
L	6.89	7.75	0.275	0.305	
P	1.85	4.08	0.065	0.160	
Y	12.70	12.83	0.500	0.505	


# Case 182-02

TO-226AC (TO-92)

Style 3

MILLIMETERS			INCHES		
DIM	MIN	MAX	MIN	MAX	
A	4.32	5.33	0.170	0.210	
B	4.45	5.21	0.175	0.205	
C	3.18	4.18	0.125	0.165	
D	0.36	0.533	0.014	0.021	
F	0.407	0.482	0.016	0.019	
G	1.27 BSC		0.050 BSC		
H	1.27		0.050		
J	2.54 BSC		0.100 BSC		
K	12.70		0.500		
L	8.35		0.250		
N	2.53		0.100	0.105	
P	2.93		0.115		
R	3.43		0.135		

All JEDEC dimensions and notes apply.



6.0

# Case 221A-02


TO-220AB

Styles 3, 4

DIM	MIN	MAX	MIN	MAX
A	14.00	15.75	0.551	0.625
B	8.85	10.28	0.350	0.405
C	4.58	4.82	0.180	0.190
D	0.84	0.89	0.033	0.035
E	3.61	3.73	0.142	0.147
F	2.41	2.67	0.094	0.105
G	2.79	3.03	0.110	0.120
H	0.38	0.58	0.014	0.022
J	12.20	14.2	0.500	0.562
K	1.14	1.39	0.045	0.055
L	4.83	5.33	0.190	0.210
M	2.54	3.04	0.100	0.120
N	2.04	2.78	0.080	0.110
O	1.14	1.38	0.045	0.055
P	5.87	6.48	0.230	0.255
U	0.00	1.27	0.000	0.050
V	1.14	1.38	0.045	0.055
T	—	2.03	—	0.080

## NOTES

1. DIMENSION H APPLIES TO ALL LEADS
2. DIMENSION L APPLIES TO LEADS 1 AND 3
3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED
4. DIMENSIONING AND TOLERANCING PER AND Y14.5M, 1987
5. CONTROLLING DIMENSION INCH




# Case 235-03

Styles 1, 2

- STYLE 1:  
PIN 1: CATHODE  
2. GATE  
3. ANODE  
STUD ISOLATED
- STYLE 2:  
PIN 1: MAIN TERMINAL 1  
2. GATE  
3. MAIN TERMINAL 2  
STUD ISOLATED

DIM	MIN	MAX	MIN	MAX
A	14.00	14.20	0.551	0.559
B	12.73	12.83	0.501	0.506
C	—	26.18	—	1.030
F	1.65	1.08	0.065	0.160
G	—	6.48	—	0.255
H	3.75	4.41	0.148	0.174
J	10.67	11.56	0.420	0.455
K	9.78	10.54	0.385	0.415
L	6.99	7.75	0.275	0.305
M	5.48	5.99	0.215	0.235
Q	3.43	3.81	0.135	0.150
T	0.89	2.16	0.035	0.085




# Case 263-04

Styles 1, 2

- STYLE 1:  
PIN 1: CATHODE  
2. GATE  
3. ANODE
- STYLE 2:  
PIN 1: MT 1  
2. GATE  
3. MT 2

DIM	MIN	MAX	MIN	MAX
A	15.34	15.80	0.604	0.614
B	14.00	14.20	0.551	0.559
C	2.67	30.23	1.060	1.190
F	3.43	4.86	0.135	0.180
H	—	6.73	—	0.265
J	10.67	11.56	0.420	0.455
K	15.75	17.02	0.620	0.670
L	7.62	8.89	0.300	0.350
Q	1.40	2.16	0.055	0.085
T	12.73	12.83	0.501	0.505




# Case 267-01

Style 1

- STYLE 1:  
PIN 1: MT 1  
2. MT 2

DIM	MIN	MAX	MIN	MAX
A	9.40	9.65	0.370	0.380
B	4.83	5.33	0.190	0.210
D	2.2	1.32	0.048	0.052
K	26.97	27.23	1.062	1.072




# Case 310-02

Styles 1, 2

- STYLE 1:  
1. CATHODE  
2. GATE  
CASE: ANODE

- STYLE 2:  
1. MT 1  
2. GATE  
CASE: MT 2

DIM	MIN	MAX	MIN	MAX
A	12.73	12.83	0.501	0.505
F	—	4.06	—	0.160
H	—	6.73	—	0.265
J	7.62	8.89	0.300	0.350
K	—	26.67	—	1.050
L	—	17.92	—	0.670
Q	1.40	2.16	0.055	0.085




# Case 311-02

Styles 1, 2

- STYLE 1:  
1. CATHODE  
2. GATE  
3. ANODE
- STYLE 2:  
1. MT 1  
2. GATE  
3. MT 2

DIM	MIN	MAX	MIN	MAX
A	14.00	14.20	0.551	0.559
B	12.73	12.83	0.501	0.505
C	—	32.51	—	1.280
E	—	4.06	—	0.160
F	—	6.73	—	0.265
J	10.67	11.56	0.420	0.455
K	7.62	8.89	0.300	0.350
L	—	16.48	—	0.255
Q	1.40	2.16	0.055	0.085
T	3.43	3.81	0.135	0.150



# Case 326-01


Style 2

- STYLE 2:  
1. MT 1  
2. MT 2  
3. GATE

DIM	MIN	MAX	MIN	MAX
A	38.35	39.62	1.510	1.560
B	21.85	24.38	0.860	0.960
C	26.86	25.40	1.060	1.000
D	6.78	6.42	0.264	0.254
E	2.80	4.06	0.110	0.160
F	4.88	4.82	0.194	0.190
G	8.86	8.72	0.270	0.320
H	7.24	8.00	0.285	0.315
J	0.79	0.83	0.031	0.035
K	14.48	15.48	0.570	0.610
L	29.85	30.35	1.175	1.195
N	14.48	15.48	0.570	0.610
P	10.67	12.19	0.420	0.480
Q	3.81	4.19	0.150	0.165
R	17.78	19.30	0.700	0.760

## NOTE:

1. DIMENSIONS D AND F APPLY TO TERMINAL 1 AND 2.



# Case 342-01


Style 1

- STYLE 1:  
TERM. 1: CATHODE  
2. ANODE  
3. GATE

DIM	MIN	MAX	MIN	MAX
A	38.35	39.62	1.510	1.560
B	21.85	24.38	0.860	0.960
C	26.86	25.40	1.060	1.000
D	6.78	6.42	0.264	0.254
E	2.80	4.06	0.110	0.160
F	4.88	4.82	0.194	0.190
G	8.86	8.72	0.270	0.320
H	7.24	8.00	0.285	0.315
J	0.79	0.83	0.031	0.035
K	14.48	15.48	0.570	0.610
L	29.85	30.35	1.175	1.195
N	14.48	15.48	0.570	0.610
P	10.67	12.19	0.420	0.480
Q	3.81	4.19	0.150	0.165
R	17.78	19.30	0.700	0.760

## NOTES:

1. TERMINAL DIMENSIONS SHALL BE MEASURED AT GAUGE PLANE.
2. DIMENSION J: PLACES.



# LEADFORM OPTIONS FOR MOTOROLA PLASTIC POWER TRANSISTORS

## ORDERING INFORMATION


**TO-225AA (Case 77), TO-225AB (Case 90), TO-220AB (Case 221A)**

Devices may be leadformed by first converting to a special "SJE" number. The factory must be given the designation of the package and the applicable leadform suffix letter. The factory must be consulted.

**TO-202 (Duowatt) Case 152 (Uni watt)**

Any device in these packages may be leadformed by designating the proper suffix number after the device type called out.


Example—To leadform an MPS-U01 into the TO-5 configuration, designate it as: MPS-U01-05.




6.0

# TO-225AB LEADFORMS


LEADFORM A




LEADFORM B




LEADFORM C



CASE 152 - 1




CASE 152 - 5  
(TO - 5 Type)




## TO202 - DUOWATT


TO202 - 1



TO202 - 2




TO202 - 5  
(TO - 5 Type)




## TO220


TO220 - B  
(JEDEC TO220 - AA)  
(1066 Type)



TO220 - C



TO220 - A



\* Critical to 90° Bend




# THYRISTOR LEADFORM OPTIONS


Plastic packaged semiconductors may be leadformed to a variety of configurations for insertion into sockets and boards designed for metal can devices. The following are standard thyristor and trigger leadforms offered by Motorola.

To order leadformed product, determine the form desired, and specify case number and applicable leadform number. A special device title will be assigned by the factory to process your order. Certain standard devices already incorporate a leadform, and may be purchased without consulting the factory.


**Case 29  
Lead Form 5  
(TO-92 To Fit TO-5)**




**Case 29  
Lead Form 77  
(TO-92 To Fit Case 77)**




**Case 29  
Lead Form 18  
(TO-92 To Fit TO-18)**




**Case 77  
Lead Form 1**




**Case 77  
Lead Form 2**




**Case 77  
Lead Form 3**



**Case 77  
Lead Form 4**




**Case 77  
Lead Form 5**







Case 77  
Lead Forms 11 and 21




Case 90  
Lead Form 1




Case 221  
Lead Form 2




Case 22  
Lead Form 3




Case 221  
Lead Form 4



Case 221  
Lead Form 5




Case 221  
Lead Form 6




# POWER TRANSISTOR MOUNTING HARDWARE MOUNTING HARDWARE TO-204

(Formerly TO-3)




This hardware is applicable to the following packages.



CASE 1 (TO-204)  
CASE 3  
CASE 11A  
CASE 11 (TO-204)  
CASE 12  
CASE 54  
CASE 197

DRAWINGS NOT  
TO SCALE


FRONT TEMPLATE  
B51087A001



BACK TEMPLATE  
B51087A002

6.0


## 6.0



NO. 6 SHEET METAL SCREW  
B51564F003






# MOUNTING HARDWARE TO-210AA (Formerly TO-59)



6.0

# MOUNTING HARDWARE TO-213AA

(Formerly TO-66)




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620


All JEDEC Dimensions and Notes Apply.

CASE 80  
TO-213AA


## MOUNTING HARDWARE TO-213AA



NO. 6 SHEET METAL SCREW  
B51564F003




TRANSISTOR SOCKET  
B54837C001




0.005 MICA INSULATOR  
852600F008


0.003 MICA INSULATOR  
B52600F009



NYLON INSULATING BUSHING  
B51547F002




FRONT TEMPLATE  
B54879C001





BACK TEMPLATE  
B54879C002



# MOUNTING HARDWARE TO-225AA (Formerly TO-126)




**TORQUE REQUIREMENTS**  
0.68N-m (6IN-LBS.) MAX.




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3° TYP		3° TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	-	0.040	-

**CASE 77-04**  
(TO-225AA)


# MOUNTING HARDWARE TO-225AA




**STEEL COMPRESSION WASHER**  
B52200F006



**4-40 HEX NUT**  
CARBON STEEL,  
CADMIUM PLATED  
B09490A005



**ROUND MICA INSULATOR**  
B52600F003



**4-40 HEX HEAD SCREW**  
CARBON STEEL,  
CADMIUM PLATED  
B09489A003


# MOUNTING HARDWARE TO-225AB CASE 90 (Formerly TO-127)

Part numbers in this  
column for

## INSULATED MOUNTING



Part numbers in this  
column for

## \*HIGH VOLTAGE INSULATED MOUNTING



**TORQUE REQUIREMENTS**  
Insulated 0.68 N-m (8 IN. LBS.) MAX  
High Voltage Insulated 0.90 N-m (6 IN. LBS.) MAX

\* High voltage mounting requirements depend on use environment. User is encouraged to make his own evaluation.




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22 BSC		0.166 BSC	
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	90 TYP		90 TYP	
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255

**CASE 90  
(TO-225AB)**


6.0

# MOUNTING HARDWARE TO-225AB CASE 90


## OUTLINE DIMENSIONS DIMENSIONS - MILLIMETER INCH




STEEL COMPRESSION  
WASHER  
B52200F004




STEEL COMPRESSION  
WASHER  
B52200F006




NYLON INSULATING BUSHING  
B51547F011




HEX NUT  
CARBON STEEL  
CADMIUM PLATED



ROUND MICA INSULATOR  
(See table below.)



RECTANGULAR MICA INSULATOR  
(See table below.)



HEX HEAD SCREW  
CARBON STEEL,  
CADMIUM PLATED

## DIMENSIONS - MILLIMETER (INCH)

### ROUND MICA INSULATOR

PART NO.	DIM E
B52600F013	3.56-3.81 (0.140-0.150)
B52600F015	2.87-2.97 (0.113-0.117)

### RECTANGULAR MICA INSULATOR

PART NO.	DIM G
B05608A001	3.68-3.94 (0.145-0.155)
B05608A002	2.87-3.00 (0.113-0.118)

### HEX NUT

TYPE	PART NO.	DIM A	DIM B	DIM C	DIM D
4-40	B09490A005	6.12-6.35 (0.241-0.250)	6.98-7.34 (0.275-0.289)	2.21-2.49 (0.087-0.098)	2.84 NOM (0.112 NOM)
6-32	B09490A006	7.67-7.92 (0.302-0.312)	8.74-9.17 (0.344-0.361)	2.59-2.90 (0.102-0.114)	3.50 NOM (0.138 NOM)

### HEX HEAD SCREW

TYPE	PART NO.	DIM M	DIM N	DIM P	DIM Q	DIM R
4-40	B09489A030	2.84-40 (0.112-40)	11.94-12.70 (0.470-0.500)	1.24-1.52 (0.049-0.060)	5.13 MIN (0.202 MIN)	4.60-4.75 (0.181-0.187)
6-32	B09484A032	3.5-32 (0.138-32)	11.94-12.70 (0.470-0.500)	2.03-2.36 (0.080-0.093)	6.91 MIN (0.272 MIN)	6.20-6.35 (0.244-0.250)

6.0

# MOUNTING HARDWARE TO-218AC

Part Numbers in This  
Column for  
NON-ISOLATED

Part Numbers in This  
Column for  
INSULATING MOUNTING  
FROM SCREW

6-32 HEX HEAD  
SCREW  
B09489A032

4-40 HEX HEAD SCREW  
B09489A030

STANDARD  
NYLON INSULATING BUSHING  
B51547F018

MOTOROLA  
SEMICONDUCTOR  
CASE 340-01

HEAT SINK  
OR CHASSIS

STANDARD  
MICA INSULATOR  
B52600F018

(1) FLAT WASHER

COMPRESSION  
NUT OR  
LOCK WASHER  
B52200F004

COMPRESSION WASHER  
B52200F005

6-32 HEX NUT  
B09490A005


4-40 HEX NUT  
B09490A005

## TORQUE REQUIREMENTS

0.68 NM (6 in./lbs.) max.

Recommended Torque: 0.57 Nm/5 in./lbs. - 5.5 kg/cm.


(1) USE WITH LOCK WASHER



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.41	3.20	0.095	0.126
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

CASE 340-01  
(TO-218AC)

# MOUNTING HARDWARE TO-218AC



MICA INSULATOR B52600F018	NYLON INSULATING BUSHING B51547F018
---------------------------------	---

## HEX NUT

TYPE	PART NO.	DIM G	DIM H	DIM J	DIM E
4-40	B09490A005	6.12-6.35 (0.241-0.250)	6.98-7.34 (0.275-0.289)	2.21-2.49 (0.087-0.098)	2.84 NOM (0.112) NOM
6-32	B09490A006	7.67-7.92 (0.302-0.312)	8.74-9.17 (0.344-0.361)	2.59-2.91 (0.102-0.114)	3.50 NOM (0.138) NOM

## HEX HEAD SCREW

TYPE	PART NO.	DIM M	DIM N	DIM P	DIM Q	DIM R
4-40	B09489A030	2.84-40 (0.112-40)	11.94-12.70 (0.470-0.500)	1.24-1.52 (0.049-0.060)	5.13 MIN (0.202 MIN)	4.60-4.75 (0.181-0.187)
6-32	B09489A032	3.5-32 (0.138-32)	11.94-12.70 (0.470-0.500)	2.03-2.36 (0.080-0.093)	6.91 MIN (0.272 MIN)	6.20-6.35 (0.244-0.250)

6.0




# MOUNTING HARDWARE TO-220AB

**PREFERRED ARRANGEMENT**  
for Isolated or Non-isolated  
Mounting. Screw is at Semi-  
conductor Case Potential.  
6-32 Hardware is Used.

Choose from Parts Listed  
Below.



**ALTERNATE ARRANGEMENT**  
for Isolated Mounting  
when Screw must be at  
Heat-Sink Potential.  
4-40 Hardware is Used.

Use Parts Listed Below.



- (1) Used with thin chassis and/or large hole.
- (2) Used when isolation is required.
- (3) Required when nylon bushing and lock washer are used.
- (4) Compression washer preferred when plastic insulating material is used.

**TORQUE REQUIREMENTS**  
Insulated 0.68 N-M (6 in-lbs) max  
Noninsulated 0.9 N-M (8 in-lbs) max



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
E	3.61	3.73	0.142	0.147
F	2.41	2.67	0.095	0.105
G	2.79	3.93	0.110	0.155
H	0.36	0.56	0.014	0.022
I	12.70	14.27	0.500	0.562
J	1.14	1.39	0.045	0.055
K	4.83	5.33	0.190	0.210
L	2.54	3.04	0.100	0.120
M	2.04	2.73	0.080	0.110
N	1.14	1.39	0.045	0.055
O	5.97	6.48	0.235	0.255
P	0.00	1.27	0.000	0.050
Q	1.14	-	0.045	-
R	-	2.03	-	0.080


CASE 221A-02  
TO-220AB

All JEDEC dimensions and notes apply


# MOUNTING HARDWARE TO-220AB

(DIMENSION — MILLIMETER  
INCH)


MICA INSULATOR  
B08853A001




HEX HEAD SCREW  
CARBON STEEL  
CADMIUM-PLATED  
(See table below.)




HEX NUT  
CARBON STEEL  
CADMIUM-PLATED  
(See table below.)



RECTANGULAR  
STEEL WASHER  
B09002A001



NYLON  
INSULATING BUSHING  
(See table below.)



DIMENSIONS — MILLIMETER (INCH)

NYLON BUSHING

PART NO.	DIM A	DIM B	DIM C	DIM D	DIM E
B51547F005	9.40-9.65 (0.370-0.380)	3.84-4.09 (0.151-0.161)	2.16-2.41 (0.085-0.095)	6.10-6.35 (0.240-0.250)	1.02-1.27 (0.040-0.050)
B51547F019	5.59-6.10 (0.220-0.240)	3.05-3.15 (0.120-0.124)	1.73-1.91 (0.068-0.075)	3.61-3.68 (0.142-0.145)	0.51-0.64 (0.020-0.025)

HEX NUT


TYPE	PART NO.	DIM G	DIM H	DIM J	DIM K
4-40	B09490A005	6.12-6.35 (0.241-0.250)	6.98-7.34 (0.275-0.289)	2.21-2.49 (0.087-0.098)	2.84 NOM (0.112 NOM)
6-32	B09490A006	7.67-7.92 (0.302-0.312)	8.74-9.17 (0.344-0.361)	2.59-2.90 (0.102-0.114)	3.50 NOM (0.138 NOM)

HEX HEAD SCREW


TYPE	PART NO.	DIM M	DIM N	DIM P	DIM Q	DIM R
4-40	B09489A034	0.112-0.40	1.57 (0.62)	1.24-1.52 (0.049-0.060)	5.13 MIN (0.202 MIN)	4.60-4.75 (0.181-0.187)
6-32	B09489A035	0.138-32	1.57 (0.62)	2.03-2.36 (0.080-0.093)	6.91 MIN (0.272 MIN)	6.20-6.35 (0.244-0.250)

6.0

# **MOUNTING HARDWARE** **CASE 346-01 (MO-040AA)** **MICA INSULATOR**




# **CASE 353-01** **MICA INSULATOR**



# THYRISTOR MOUNTING HARDWARE

Information on recommended mounting techniques and hardware is available in data sheets listed for each package type, including part numbers for hardware items which may be purchased from Motorola.


## CASE 90 TO-225AB (Formerly TO-127)




**TORQUE REQUIREMENTS**  
Insulated 0.68 N-m (6 IN. LBS.) MAX  
High Voltage Insulated 0.90 N-m (8 IN. LBS.) MAX

\*High voltage mounting requirements depend on use environment. User is encouraged to make his own evaluation.

## CASE 263





## CASE 54 TO-204 Type (Formerly TO-3)



## CASE 221-02 TO-220AB

- Preferred Arrangement for Isolated or Nonisolated Mounting. Screw is at Semiconductor Case Potential. 6-32 Hardware is Used. Choose from Parts Listed Below.
- Alternate Arrangement for Isolated Mounting when Screw must be at Heat-Sink Potential. 4-40 Hardware is Used. Used Parts Listed Below.


### CASE 86



**TORQUE REQUIREMENTS**  
Insulated 0.68 N-m (6 IN. LBS.) MAX  
Noninsulated 0.9 N-m (8 IN. LBS.) MAX

- Used with thin chassis and/or large hole
- Used when isolation is required
- Required when nylon bushing and lock washer are used.
- Compression washer preferred when plastic insulating material is used

## CASE 77 TO-225AA (Formerly TO-126)



6.0

# MOUNTING TECHNIQUES FOR POWER SEMICONDUCTORS

## INTRODUCTION

Current and power ratings of semiconductors are inseparably linked to their thermal environment. Except for lead-mounted parts used at low currents, a heat exchanger is required to prevent the junction temperature from exceeding its rated limit, thereby running the risk of a high failure rate. Furthermore, semiconductor-industry field history indicates that the failure rate of most silicon semiconductors decreases approximately by one half for a decrease in junction temperature from 160°C to 135°C.\*

Many failures of power semiconductors can be traced to faulty mounting procedures. With metal packaged devices, faulty mounting generally causes unnecessarily high junction temperature, resulting in reduced component lifetime, although mechanical damage has occurred on occasion from mounting securely to a warped surface. With the widespread use of various plastic-packaged semiconductors, the dimension of mechanical damage becomes very significant.

Figure 1 shows an example of doing nearly everything wrong. In this instance, the device to be victimized is in the TO-220 package. The leads are bent to fit into a socket—an operation which, if not properly done, can crack the package, break the bonding wires, or crack the die. The package is fastened with a sheet-metal screw through a 1/4"-hole containing a fiber-insulating sleeve. The force used to tighten the screw pulls the package into the hole, causing enough distortion to crack the die. Even if the die were not cracked, the contact area is small because of the area consumed by the large hole and the bowing of the package; the result is a much higher junction temperature than expected. If a rough heat sink surface and some burrs around the hole are present, many—but unfortunately not all—poor mounting practices are covered.




FIGURE 1 — Extreme Case of Improper Mounting  
A Semiconductor (Distortion Exaggerated)

\*See MIL—Handbook—217B, Section 2.2

In many situations the case of the semiconductor must be isolated electrically from its mounting surface. The isolation material is, to some extent, a thermal isolator as well, which raises junction operating temperatures. In addition, the possibility of arc-over problems is introduced if high voltages are being handled. Electrical isolation thus places additional demands upon the mounting procedure.

Proper mounting procedures necessitate attention to the following areas:

1. Mounting surface preparation,
2. Application of thermal compounds,
3. Installation of the insulator,
4. Fastening of the assembly, and
5. Lead bending and soldering.

In this note, the procedures are discussed in general terms. Specific details for each class of packages are given in the figures and in Table 1. Appendix A contains a brief review of thermal resistance concepts, and Appendix B lists sources of supply for accessories. Motorola supplies hardware for all power packages. It is detailed on separate data sheets for each package type.

## MOUNTING SURFACE PREPARATION

In general, the heat-sink mounting surface should have a flatness and finish comparable to that of the semiconductor package. In lower power applications, the heat-sink surface is satisfactory if it appears flat against a straight edge and is free from deep scratches. In high-power applications, a more detailed examination of the surface is required.

### Surface Flatness

Surface flatness is determined by comparing the variance in height ( $\Delta h$ ) of the test specimen to that of a reference standard as indicated in Figure 2. Flatness is normally specified as a fraction of the Total Indicator Reading (TIR). The mounting surface flatness, i.e.,  $\Delta h/TIR$ , is satisfactory in most cases if less than 4 mils per inch, which is normal for extruded aluminum—although disc type devices usually require 1 mil per inch.

### Surface Finish

Surface finish is the average of the deviations both above and below the mean value of surface height. For minimum interface resistance, a finish in the range of 50 to 60 microinches is satisfactory;\* a finer finish is costly to achieve and does not significantly lower contact resistance. Most commercially available cast or extruded

\*Tests run by Thermalloy (Catalog #74-INS-3, page 14) using a copper TO-204 type package with a typical 32-microinch finish, showed that finishes between 16 and 64  $\mu$ -in caused less than  $\pm 2.5\%$  difference in interface thermal resistance.






FIGURE 2 - Surface Flatness

heat sinks will require spotfacing when used in high-power applications. In general, milled or machined surfaces are satisfactory if prepared with tools in good working condition.

Mounting holes generally should only be large enough to allow clearance of the fastener. The larger packages having mounting holes removed from the semiconductor die location, such as a TO-204 type, may successfully be used with larger holes to accommodate an insulating bushing, but Thermopad plastic packages are intolerant of this condition. For these packages, a smaller screw size must be used such that the hole for the bushing does not exceed the hole in the package.

Punched mounting holes have been a source of trouble because if not properly done, the area around a punched hole is depressed in the process. This "crater" in the heat sink around the mounting hole can cause two problems. The device can be damaged by distortion of the package as the mounting pressure attempts to conform it to the shape of the heat-sink indentation, or the device may only bridge the crater and leave a significant percentage of its heat-dissipating surface out of contact with the heat sink. The first effect may often be detected immediately by visual cracks in the package (if plastic), but usually an unnatural stress is imposed, which results in an early-life failure. The second effect results in hotter operation and is not manifested until much later.

Although punched holes are seldom acceptable in the relatively thick material used for extruded aluminum heat sinks, several manufacturers are capable of properly utilizing the capabilities inherent in both fine-edge blanking or sheared-through holes when applied to sheet metal as commonly used for stamped heat sinks. The holes are pierced using Class A progressive dies mounted on four-post die sets equipped with proper pressure pads and holding fixtures.

When mounting holes are drilled, a general practice with extruded aluminum, surface cleanup is important. Chamfers must be avoided because they reduce heat transfer surface and increase mounting stress. The edges should be broken to remove burrs which cause poor contact between device and heat sink and may puncture isolation material.

Many aluminum heat sinks are black-anodized to improve radiation ability and prevent corrosion. Anodizing results in significant electrical but negligible thermal insulation. It need only be removed from the mounting area when electrical contact is required.

Another treated aluminum finish is iridite, or chromate-acid dip, which offers low resistance because of its thin surface, yet has good electrical properties because it resists oxidation. It need only be cleaned of the oils and films that collect in the manufacture and storage of the sinks, a practice which should be applied to all heat sinks. For economy, paint is sometimes used for sinks; removal of the paint where the semiconductor is attached is usually required because of paint's high thermal resistance. However, when it is necessary to insulate the semiconductor package from the heat sink, anodized or painted surfaces may be more effective than other insulating materials which tend to creep (i.e., they flow), thereby reducing contact pressure.

It is also necessary that the surface be free from all foreign material, film, and oxide (freshly bared aluminum forms an oxide layer in a few seconds). Unless used immediately after machining, it is a good practice to polish the mounting area with No. 000 steel wool, followed by an acetone or alcohol rinse. Thermal grease should be immediately applied thereafter and the semiconductor attached as the grease readily collects dust and metal particles.

## THERMAL COMPOUNDS

To improve contacts, thermal joint compounds or greases are used to fill air voids between all mating surfaces. Values of thermal resistivity vary from 0.10 degrees Celsius-inches per watt for copper film to 1200°C-in/W for air, whereas satisfactory joint compounds will have a resistivity of approximately 60°C-in/W. Therefore, the voids, scratches, and imperfections which are filled with a joint compound, will have a thermal resistance of about 1/20th of the original value which makes a significant reduction in the overall interface thermal resistance.

Joint compounds are a formulation of fine zinc particles in a silicon oil which maintains a grease-like consistency with time and temperature. Since some of these compounds do not spread well, they should be evenly applied in a very thin layer using a spatula or lintless brush, and wiped lightly to remove excess material. Some cyclic rotation of the package will help the compound spread evenly over the entire contact area. Experience will indicate whether the quantity is sufficient, as excess will appear around the edges of the contact area. To prevent accumulation of airborne particulate matter, excess



compound should be wiped away using a cloth moistened with acetone or alcohol. These solvents should not contact plastic-encapsulated devices, as they may enter the package and cause a leakage path or carry in substances which might attack the assembly.

Data showing the effect of compounds on several package types under different mounting conditions is shown in Table I. The rougher the surface, the more valuable the grease becomes in lowering contact resistance; therefore, when mica insulating washers are used, use of grease is generally mandatory. The joint compound also improves the breakdown rating of the insulator and

is therefore highly desirable despite the handling problems created by its affinity for foreign matter. Some sources of supply for joint compounds are shown in Appendix B.

Some users and heat-sink manufacturers prefer not to use compounds. This necessitates use of a heat sink with lower thermal resistance which imposes additional cost, but which may be inconsequential when low power is being handled. Others design on the basis of not using grease, but apply it as an added safety factor, so that if improperly applied, operating temperatures will not exceed the design values.

TABLE I  
Approximate Values for Interface Thermal Resistance and Other Package Data  
(See Table II for Case Number to JEDEC Outline Cross-Reference)

Dry interface values are subject to wide variation because of extreme dependence upon surface conditions. Unless otherwise noted the case temperature is monitored by a thermocouple located directly under the die reached through a hole in the heat sink. (See Note 4.)

Package Type and Data					Interface Thermal Resistance (°C/W)						
JEDEC Outline	Description	Recommended Mounting Hole and Drill Size	Machine Screw Size <sup>1</sup>	Torque In-Lb	Metal-to-Metal		With Insulator			See Note	
					Dry	Lubed	Dry	Lubed	Type		
Case 152*	Uniwatt	0.113, #33	4-40	6	5.0	3.8	7.4	5.4	2 mil Mica	3	
DO-4	10-32 Stud 7/16" Hex	0.188, #12	10-32	20	0.3	0.2	1.6	0.8	3 mil Mica		
DO-5	1/4-28 Stud 11/16" Hex	0.250, #1	1/4-28	25	0.2	0.1	0.8	0.6	5 mil Mica		
DO-21	Pressfit, 1/2"	See Figure 8	—	—	0.15	0.10	—	—	—		
TO-3	Diamond Flange	0.140, #28	6-32	6	0.5	0.1	1.3	0.36	3 mil Mica	1	
TO-66	Diamond Flange	0.140, #28	6-32	6	1.5	0.5	2.3	0.9	2 mil Mica		
TO-83 TO-94	1/2" 20 Stud 1-1/16" Hex	0.5, 0.5 —	1/2-20	130	—	0.1	—	—	—		
TO-126	Thermopad 1/4" x 3/8"	0.113, #33	4-40	6	2.0	1.3	4.3	3.3	2 mil Mica		
TO-127	Thermopad 1/2" x 5/8"	0.140, #28	6-32	8	1.6	0.8	2.6	1.8	2 mil Mica		
TO-202AC	Duowatt	0.140, #28	6-32	8	1.3	0.9	4.8	2.0	2 mil Mica	3	
TO-220AB	Thermowatt	0.140, #28	6-32	8	1.2	1.0	3.4	1.6	2 mil Mica	1, 2	

\*Motorola Case Number

NOTE 1. See Figures 3 and 4 for additional data on TO-204 type and TO-220 packages.

NOTE 2. Screw not insulated.

NOTE 3. Case thermocouple soldered to top of tab.

NOTE 4. Measurement of Interface Thermal Resistance. Measuring the interface thermal resistance  $R_{\text{GCS}}$  appears deceptively simple. All that's apparently needed is a thermocouple on the semi, a thermocouple on the heat sink, and a means of applying and measuring DC power. However,  $R_{\text{GCS}}$  is proportional to the amount of contact area between the surfaces and consequently is affected by surface flatness and finish and the amount of pressure on the surfaces. In addition, placement of the thermocouples can have a significant influence upon the results. Consequently, values for interface thermal resistance presented by different manufacturers are in poor agreement.

Consider the TO-220 package shown in the accompanying figure. The mounting pressure at one end causes the other end—where the die is located—to lift off the mounting surface slightly. To improve contact, Motorola TO-220 packages are slightly concave and use of a spreader bar under the screw lessens the lifting, but some is inevitable with a single-ended package.

The thermocouple locations are shown:

a. The Motorola location is directly under the die reached through a hole in the heat sink. The thermocouple is held in place by a spring which forces the thermocouple into intimate contact with the bottom of the semi's case.

b. The EIA location is close to the die on the top surface of the package base reached through a blind hole drilled through the molded body. The thermocouple is swaged in place.

c. The Thermally location is on the top portion of the tab between the molded body and the mounting screw. The thermocouple is soldered into position.

Temperatures at the three locations are generally not the same. Consider the situation depicted in the figure. Because the only area of direct contact is around the mounting screw, nearly all the heat travels horizontally along the tab from the die to the contact area. Consequently, the temperature at the EIA location is hotter than at the Thermally location and the Motorola location is even hotter. Since junction-to-sink thermal resistance is constant for a given setup, junction-to-case values decrease and case-to-sink values increase as the case thermocouple readings become warmer.

There are examples where the relationship between the thermocouple temperatures are different from the previous situation. If a mica washer with grease is installed between the semi package and the heat sink, tightening the screw will not bow the package;

Table 1, Note 5 (continued)

instead, the mica will be deformed. The primary heat conduction path is from the die through the mica to the heat sink. In this case, a small temperature drop will exist across the vertical dimension of the package mounting base so that the thermocouple at the EIA location will be the hottest. The thermocouple temperature at the Thermalloy location could be close to the temperature at the EIA location as the lateral heat flow is generally small.

The EIA location is chosen to obtain the highest temperature on the case. It is of significance because power ratings are supposed to be based on this reference point. Unfortunately, the placement of the thermocouple is tedious and leaves the semiconductor in a condition unfit for sale.

The Motorola location is chosen to obtain the highest temperature of the case at a point where, hopefully, the semi is making contact to the heat sink, since heat sinks are measured from the point of semi contact to the ambient. Once the special heat sink to accommodate the thermocouple has been fabricated, this method lends itself to production testing and does not mark the device. However, this location is not easily accessible to the user.

The Thermalloy location is convenient and is often chosen by equipment manufacturers. However, it also blemishes the case and may yield results differing up to  $1^{\circ}\text{C}/\text{W}$  for a TO-220 package mounted to a heat sink without thermal grease and no insulator. This error is small when compared to the heat dissipators often used with this package, since power dissipation is usually a few watts. When compared to the specified junction-to-case values of some of the higher power semiconductors becoming available, however, the difference becomes significant, and it is important that the semiconductor manufacturer and equipment manufacturer use the same reference point.

Another method of establishing reference temperatures utilizes a soft copper washer (thermal grease is used) between the semiconductor package and the heat sink. The washer is flat to within 1 mil/inch, has a finish better than 63  $\mu$ -inch, and has an imbedded thermocouple near its center. This reference includes the interface resistance under nearly ideal conditions and is therefore application-oriented. It is also easy to use and yields reproducible results. At this printing, however, sufficient data to compare results to other methods is not available.

The only way to get accurate measurements of the interface resistance is to also test for junction-to-case thermal resistance at the same time. If the junction-to-case values remain relatively constant as insulators are changed, torque varied, etc., then the case reference point is satisfactory.

JEDEC TO-220 Package mounted to heat sink showing various thermocouple locations and lifting caused by pressure at one end.




TABLE 2

## Cross Reference Chart

Motorola Case Number to JEDEC  
Outline Number and Table 1 Reference

Motorola Number	Former JEDEC Number	JEDEC Number	Reference in Table 1
1	TO-3	TO-204AA	TO-3
3	TO-3 <sup>1</sup>	—	TO-3
9	TO-61	TO-210AC	DO-5
11	TO-3	TO-204AA	TO-3
11A	TO-3 <sup>1</sup>	—	TO-3
12	TO-3 <sup>1</sup>	—	TO-3
36	TO-60	TO-210AB	DO-4
42A	DO-5	DO-203AB	DO-5
44	DO-4	DO-203AA	DO-4
54	TO-3 <sup>1</sup>	—	TO-3
56	DO-4	DO-203AA	DO-4
58	DO-5	DO-203AB	DO-5
77	TO-126	TO-225AA	TO-126
80	TO-66	TO-213AA	TO-66
86	TO-208 <sup>1</sup>	—	DO-4
86L	TO-298 <sup>1</sup>	—	DO-4
90	TO-127	TO-225AB	TO-127
145C	TO-232 <sup>1</sup>	—	DO-4
152	TO-202 <sup>1</sup>	—	Case 152
160-03	TO-59	TO-210AA	DO-4
167	DO-203	—	DO-4
157	DO-203 <sup>1</sup>	—	DO-5
197	TO-3	TO-204AE	TO-3
219	TO-94	TO-209AC	TO-83
221A	TO-220AB	TO-220AB	TO-220AB
235	TO-208 <sup>1</sup>	—	DO-5
238	TO-208 <sup>1</sup>	—	DO-5
245	DO-4	DO-203AA	DO-4
246	TO-83	DO-208AD	TO-83
257-01	DO-5	DO-204AB	DO-5
263	TO-208 <sup>1</sup>	—	DO-5
283	DO-4	DO-203AA	DO-4
285	TO-209 <sup>1</sup>	—	TO-83
288	TO-208 <sup>1</sup>	—	TO-83
289	TO-209 <sup>1</sup>	—	DO-5
291	TO-94	TO-209AC	TO-83
306	TO-202AC	TO-202AC	TO-202AC

NOTE 1. Would fit within this family outline if registered with JEDEC.

## INSULATION CONSIDERATIONS

Since it is most expedient to manufacture power semiconductors with collectors or anodes electrically common to the case, the problem of isolating this terminal from ground is a common one. For lowest overall thermal resistance, it is best to isolate the entire heat sink/semiconductor structure from ground, rather than to use an insulator between the semiconductor and the heat sink. Where heat sink isolation is not possible, because of safety reasons or in instances where a chassis serves as a heat sink or where a heat sink is common to several devices, insulators are used to isolate the individual components from the heat sink.

6.0

When an insulator is used, thermal grease assumes greater importance than with a metal-to-metal contact, because two interfaces exist instead of one and some materials, such as mica, have a markedly uneven surface. Reduction of interface thermal resistance of between 2 to 1 and 3 to 1 are typical when grease is used.

Data obtained by Thermalloy, showing interface resistance for different insulators and torque applied to TO-204 type and TO-220 packages, are shown in Figure 3 for bare surfaces and Figure 4 for greased surfaces. It is obvious that with some arrangements, the interface thermal resistance exceeds that of the semiconductor (junction to case). When high power is handled, beryllium oxide is unquestionably the best choice. Thermafilm is Thermalloy's tradename for a polyimide material which is also commonly known as Kapton®; this material is fairly popular for low power applications because it is low cost, withstands high temperatures and is easily handled, in contrast to mica which chips and flakes easily.




FIGURE 3 — Interface Thermal Resistance Without Thermal Grease as a Function of Mounting Screw Torque Using Various Insulating Materials

\*© DuPont

When using insulators, care must be taken to keep the mating surfaces clean. Small particles of foreign matter can puncture the insulation, rendering it useless or seriously lowering its dielectric strength. In addition, particularly when voltages higher than 300 V are encountered, problems with creepage may occur. Dust and other foreign material can shorten creepage distances significantly so that having a clean assembly area is important. Surface roughness and humidity also lower insulation resistance. Use of thermal grease usually raises the breakdown voltage of the insulation system. Because of these factors, which are not amenable to analysis, hi-pot testing should be done on prototypes and a large margin of safety employed. In some situations, it may be necessary to substitute "empty" packages for the semiconductors to avoid shorting them or to prevent the semiconductors from limiting the voltage applied during the hi-pot test.




FIGURE 4 — Interface Thermal Resistance Using Thermal Grease as a Function of Mounting Screw Torque Using Various Insulating Materials

## FASTENER AND HARDWARE CHARACTERISTICS

Characteristics of fasteners, associated hardware, and the tools to secure them determine their suitability for use in mounting the various packages. Since many problems have arisen because of improper choices, the basic characteristics of several types of hardware are discussed next.

### Compression Washers

A very useful piece of hardware is the bell-type compression washer. As shown in Figure 5, it has the ability to maintain a fairly constant pressure over a wide range of physical deflection—generally 20% to 80%—thereby maintaining an optimum force on the package. When installing, the assembler applies torque until the washer depresses to half its original height. (Tests should be run prior to setting up the assembly line to determine the proper torque for the fastener used to achieve 50% deflection.) The washer will absorb any cyclic expansion of the package or insulating washer caused by temperature changes. Bell type washers are the key to successful mounting of devices requiring strict control of the mounting force or when plastic hardware is used in the mounting scheme.

Motorola washers designed for use with the Thermopad package maintain the proper force when properly secured. They are used with the large face contacting the packages.




FIGURE 5—Characteristics of the Bell Compression Washers Designed for Use with Thermopad Semiconductors

### Machine Screws

Machine screws and nuts form a trouble-free fastener system for all types of packages which have mounting holes. Torque ratings apply when dry; therefore, care must be exercised when using thermal grease to prevent it from getting on the threads as inconsistent torque readings result. Machine screw heads should not directly contact the surface of any of the Thermopad plastic package types as the screw heads are not sufficiently flat to provide properly distributed force.

### Self-Tapping Screws

Under some conditions, sheet-metal screws are acceptable. However, during the tapping process with a standard screw, a volcano-like protrusion will develop in the metal being threaded; a very unsatisfactory surface

results. When used, a speed-nut must be used to secure a standard screw, or the type of screw must be used which roll-forms machine screw threads.

### Eyelets

Successful mounting can also be accomplished with hollow eyelets provided an adjustable, regulated pressure press is used such that a gradually increasing pressure is used to pan the eyelet. Use of sharp blows could damage the semiconductor die.

### Rivets

When a metal flange-mount package is being mounted directly to a heat sink, rivets can be used. Rivets are not a recommended fastener for any of the plastic packages except for the tab-mount type. Aluminum rivets are preferred over steel because less pressure is required to set the rivet and thermal conductivity is improved.

### Insulators and Plastic Hardware

Because of its relatively low cost and low thermal resistance, mica is still widely used to insulate semiconductor packages from heat sinks despite its tendency to chip and flake. It has a further advantage in that it does not creep or flow so that the mounting pressure will not reduce with time in use. Plastic materials, particularly Teflon®, will flow. When plastic materials form parts of the fastening system, a compression washer is a valuable addition which assures that the assembly will not loosen with time.

## FASTENING TECHNIQUES

Each of the various types of packages in use requires different fastening techniques. Details pertaining to each type are discussed in following sections. Some general considerations follow.

To prevent galvanic action from occurring when devices are used on aluminum heat sinks in a corrosive atmosphere, many devices are nickel- or gold-plated. Consequently, precautions must be taken not to mar the finish.

Manufacturers which provide heat sinks for general use and other associated hardware are listed in Appendix B. Manufacturer's catalogs should be consulted to obtain more detailed information. Motorola also has mounting hardware available for a number of different packages. Consult the Hardware Data Sheet for dimensions of the components and part numbers.

Specific fastening techniques are discussed in the remainder of this note for the following categories of semiconductor package.

1. Stud mount: DO-4, DO-5, DO-9, DO-30, TO-59, TO-60/63, TO-83, TO-93/94, etc.
2. Flange mount: DO-43, DO-44, TO-204 type, TO-37, TO-41, TO-53, TO-66, etc.
3. Pressfit: DO-21, DO-24, TO-203
4. Disc: DO-200 and TO-200 Families
5. Thermopad®: TO-126/7
6. Thermowatt®: TO-220 Family
7. Tab Mount (Duowatt® and Uniwatt®): TO-202 Family
8. RF Stripline: TO-119/121, TO-128/9, TO-216

\*Trademark E. I. DuPont

### Stud Mount

Mounting errors with stud-mounted parts are generally confined to application of excessive torque or tapping the stud into a threaded heat-sink hole. Both these practices may cause a warpage of the hex base which may crack the semiconductor die. The best fastening method is to use a nut and washer; the details are shown in Figure 6.




FIGURE 6 — Mounting Details  
For Stud-Mounted Semiconductors

### Flange Mount

Few known mounting difficulties exist with this type of package. The rugged base and distance between die and mounting holes combine to make it extremely difficult to cause any warpage unless mounted on a surface which is badly bowed or unless one side is tightened excessively before the other screw is started. A typical mounting installation is shown in Figure 7. Machine screws, self-tapping screws, eyelets, or rivets may be used to secure the package.




FIGURE 7 — Mounting Details for Flat-Base Mounted  
Semiconductors (TO-3 Shown).

When not using a socket, machine screws tightened to their torque limits will produce lowest thermal resistance.

### Press Fit

For most applications, the press-fit case should be mounted according to the instructions shown in Figure 8. A special fixture meeting the necessary requirements is a must.

### Disc

Disc type devices also require special handling. The details are shown in Figure 9.






FIGURE 8 — Mounting Details for Press-Fit Semiconductors




FIGURE 9 — Mounting Details for Disc-Type Semiconductors



### Thermopad

The Motorola Thermopad® plastic power packages have been designed to feature minimum size with no compromise in thermal resistance. This is accomplished by die-bonding the silicon chip on one side of a thin copper sheet; the opposite side is exposed as a mounting surface. The copper sheet has a hole for mounting, i.e., plastic is molded enveloping the chip but leaving the mounting hole open. The benefits of this construction are obtained at the expense of a requirement that strict attention be paid to the mounting procedure. Success in mounting Thermopad devices depends largely upon using a compression washer which provides a controllable pressure across a large bearing surface. Having a small hole with no chamfer and a flat, burr-free, well-finished heat sink are also important requirements.

Several types of fasteners may be used to secure the Thermopad package; machine screws, eyelets, or clips are preferred. With screws or eyelets, a bell compression washer should be used which applies the proper force to the package over a fairly wide range of deflection. Screws should not be tightened with any type of air-driven torque gun or equipment which may cause high impact. Characteristics of the recommended washers are shown in Figure 5.

Figure 10 shows details of mounting TO-126 or TO-127 devices. Use of the clip requires that caution be exercised to insure that adequate mounting force is applied. When electrical isolation is required, a bushing inside the mounting hole will insure that the screw threads do not contact the metal base.





FIGURE 10 — Recommended Mounting Arrangements for TO-126 and TO-127 Thermopad Packages

The case 199 Thermopad is not more tolerant of mounting conditions than Case 77 or 90 parts even though the fastener does not bear on the plastic. The screw must not contact the semiconductor base plate as screw heads are not flat enough to apply pressure evenly and may cause warpage of the base plate resulting in die fracture. Procedures for mounting the Case 199 are shown in Figure 11.



**FIGURE 11 – Various Mounting Schemes  
For the Case 199 Thermopad**

(a) shows direct contact with heat sink.  
(b) shows technique when isolation is required.

Manual Assembly Should Be Used.


## Thermowatt®

The popular T0-220 Thermowatt® package also requires attention to mounting details. Figure 12 shows suggested mounting arrangements and hardware. The rectangular washer shown in Figure 12a is used to minimize distortion of the mounting flange; excessive distortion could cause damage to the semiconductor chip. Use of the washer is only important when the size of the mounting hole exceeds 0.140 inch (6-32 clearance). Larger holes are needed to accommodate insulating bushings when the screw is electrically connected to the case; however, the holes should not be larger than necessary to provide hardware clearance and should never exceed a diameter of 0.250 inch. Flange distortion is also possible if excessive torque is used during mounting. A maximum torque of 8 inch-pounds is suggested when using a 6-32 screw.

Care should be exercised to assure that the tool used to drive the mounting screw never comes in contact with

the plastic body during the driving operation. Such contact can result in damage to the plastic body and internal device connections. To minimize this problem, Motorola TO-220 packages have a chamfer on one end. TO-220 packages of other manufacturers may need a spacer or combination spacer and isolation bushing to raise the screw head above the top surface of the plastic.

In situations where the Thermowatt package is making direct contact with the heat sink, an eyelet may be used, provided sharp blows or impact shock is avoided.



**FIGURE 12 – Mounting Arrangements for Thermowatt Packages**

### Tab Mount

Although the Duowatt® and Uniwatt® packages are designed primarily for use in low-power applications where heat sinks are not required, they can be used to dissipate up to 10 watts if properly mounted to a heat sink. These packages are relatively rugged, since the mounting hole is not close to the die; mounting stresses, therefore, are not easily transmitted to the die.

Figure 13 shows some possible mounting arrangements. An axial load of 300 lbs-force produces minimum contact thermal resistance. This is achieved at 6 in-lbs when a 4-40 machine screw is used. A sheet-metal screw and speed-nut can be substituted for the machine screw and nut, but torque readings are uncertain. The riveting technique should produce 300 lbs-force, using a gradually increasing pressure such as provided by an arbor press.

The extrusion requires a punch press to manufacture; however, it is potentially the least expensive technique.

Note that the radius of the fillet must be small enough to allow the tab to lie flat on the heat sink. To utilize an existing chassis and board arrangement on heat sinking, it may be necessary to have the device lie flat on the chassis. In this case, the chassis mounting blocks shown in Figure 13d might be utilized. A possible application is shown in Figure 13e, where a complementary transistor pair is used. Insulated screws and mica insulating washers under the blocks must be used to prevent shorting of the collector circuits of the two transistors. Alternately, an insulated bushing and a #3 screw could be used to secure the packages.

To avoid the use of mounting blocks, a tab-forming option is available. Alternately, some equipment manufacturers have constructed heat sinks with a flat, raised island to permit the package to be flat. Users should not attempt to bend the tab as a cracked die is the probable result.




FIGURE 13 — Methods of Mounting Duowatt and Uniwatt Transistors to a Heat Sink

### R.F. Stripline

Besides the usual precautions regarding surface flatness and torque, the stripline package (see Figure 14a) requires attention to the following:

1. The device should never be mounted in such a manner as to place ceramic-to-metal joints in tension.
2. The device should never be mounted in such a manner as to apply force on the strip leads in a vertical direction towards the cap.
3. When the device is mounted in a printed circuit board with the copper stud or flange and BeO portion of the header passing through a hole in the circuit board, adequate clearance must be provided for the BeO to prevent shear forces from being applied to the leads.
4. Some clearance must be allowed between the leads and the circuit board when the device is properly secured to the heat sink.

5. The device should be properly secured into the heat sinks before the device leads are attached into the circuit.

6. The leads must not be used to prevent device rotation on stud type devices during stud torque application. A wrench flat is provided for this purpose.

Most of the considerations listed above are designed to prevent tension at the metal-ceramic interfaces on the SOE package. Improper mechanical design can lead to application of stresses to these joints resulting in device destruction. Three joints are considered: the cap to the BeO disc, the leads to the disc, and the stud or flange to the disc.

The joint between the ceramic cap and the BeO ceramic disc is composed of a material which loses strength above 175°C. While the strength of the material returns upon cooling, any force applied to the cap at high temperature may result in failure of the cap to ceramic joint.

Figure 14b shows a cross-section of a printed circuit board and heat-sink assembly for mounting a stud type stripline device. H is the distance from the top surface of the printed circuit board to the D-flat heat-sink surface. If H is less than the minimum distance from the bottom of the lead material to the mounting surface of the package, there is no possibility of tensile forces in the copper stud-BeO ceramic joint. If, however, H is greater than the package dimension, considerable force is applied to the cap to BeO joint and the BeO to stud joint. Two occurrences are possible at this point. The first is a cap joint failure when the structure is heated, as might occur during the lead-soldering operation; while the second is BeO to stud failure if the force generated is high enough. Lack of contact between the device and the heat-sink surface will occur as the differences between H and the package dimension becomes larger, this may result in device failure as power is applied.

Figure 14c shows a typical mounting technique for flange-type stripline transistors. Again, H is defined as the distance from the top of the printed circuit board to the heat-sink surface. If distance H is less than the minimum distance from the bottom of the transistor lead to the bottom surface of the flange, tensile forces at the various joints in the package are avoided. However, if distance H exceeds the package dimension, problems similar to those discussed for the stud type devices can occur. Because of the ability of the copper flange to bend

under the types of loads encountered when the mounting screws are tightened, permanent deformation of the flange may result. Corrective action after the flange has been bent will not necessarily insure proper thermal contact with the heat sink.

The flange surface as supplied with Motorola transistors is either flat or slightly convex. It is important that the mating heat-sink surface also be flat or slightly convex to provide the best contact when the device is properly secured.

Since the flange may be permanently deformed during mounting, the device should not be dismounted and remounted in another position, without checking the flatness. The flange may be resurfaced using emery cloth mounted on a large, flat block. While this removes the gold- or nickel-plating, the thin layer of copper oxide which rapidly forms causes an insignificant increase in thermal resistance, although corrosion may occur.




FIGURE 14 — Mounting Details for SOE Transistors

### FREE AIR AND SOCKET MOUNTING

In applications where average power dissipation is of the order of a watt or so, power semiconductors may be mounted with little or no heat-sinking. The leads of the various metal power packages are not designed to support the packages; their cases must be firmly supported to avoid the possibility of cracked glass-to-metal seals around the leads. The plastic packages may be supported by their leads in applications where high shock and vibration stresses are not encountered and where no heat sink is used. The leads should be as short as possible to increase vibration resistance and reduce thermal resistance.

In many situations, because its leads are fairly heavy, the TO-127 package has supported a small heat sink; however, no definitive data is available. When using a small heat sink, it is good practice to have the sink rigidly mounted such that the sink or the board is providing total support for the semiconductor. Two possible arrangements are shown in Figure 15. The arrangement of part (a) could be used with any plastic package, but the scheme of part (b) is more practical with Case 77 or Case 90 Thermopad devices. With the other package types, mounting the transistor on top of the heat sink is more practical.




FIGURE 15 — Methods of Using Small Heat Sinks With Plastic Semiconductor Packages

In certain situations, in particular where semiconductor testing is required, sockets are desirable. Manufacturers have provided sockets for all the packages available from Motorola. The user is urged to consult manufacturers' catalogs for specific details.

### HANDLING PINS, LEADS, AND TABS

The pins and lugs of metal-packaged devices are not designed for any bending or stress. If abused, the glass-to-metal seals could crack. Wires may be attached using sockets, crimp connectors, or solder, provided the data-sheet ratings are observed.

The leads and tabs of the plastic packages are more flexible and can be reshaped, although this is not a recommended procedure for users to do. In some cases, a heat sink can be chosen which makes lead-bending unnecessary. Numerous lead- and tab-forming options are available from Motorola. Preformed leads remove the risk of device damage caused by bending from the users.

If, however, lead-bending is done by the user, several basic considerations should be observed. When bending the lead, support must be placed between the point of bending and the package. For forming small quantities of units, a pair of pliers may be used to clamp the leads at the case, while bending with the fingers or another pair of pliers. For production quantities, a suitable fixture should be made.

The following rules should be observed to avoid damage to the package.

1. A lead-bend radius greater than 1/16 inch is advisable for TO-126, 1/10 inch for TO-127 and Case 199, and 1/32 inch for TO-220.

2. No twisting of leads should be done at the case.

3. No axial motion of the lead should be allowed with respect to the case.

The leads of plastic packages are not designed to withstand excessive axial pull. Force in this direction greater than 4 pounds may result in permanent damage to the device. If the mounting arrangement imposes axial stress on the leads, a condition which may be caused by thermal cycling, some method of strain relief should be devised. An acceptable lead-forming method that provides this relief is to incorporate an S-bend into the lead. Wire-wrapping of the leads is permissible, provided that the lead is restrained between the plastic case and the point of the wrapping. The leads may be soldered; the maximum soldering temperature, however, must not exceed 275°C and must be applied for not more than 5 seconds at a distance greater than 1/8 inch from the plastic case. When wires are used for connections, care should be exercised to assure that movement of the wire does not cause movement of the lead at the lead-to-plastic junctions.

### CLEANING CIRCUIT BOARDS

It is important that any solvents or cleaning chemicals used in the process of degreasing or flux removal do not affect the reliability of the devices.

Alcohol and unchlorinated Freon solvents are generally satisfactory for use with plastic devices, since they do not damage the package. Hydrocarbons such as gasoline may cause the encapsulant to swell, possibly damaging the



transistor die. Likewise, chlorinated Freon solvents are unsuitable, since they may cause the outer package to dissolve and swell.

When using an ultrasonic cleaner for cleaning circuit boards, care should be taken with regard to ultrasonic energy and time of application. This is particularly true if the packages are free-standing without support.

### THERMAL SYSTEM EVALUATION

Assuming that a suitable method of mounting the semiconductor without incurring damage has been achieved, it is important to ascertain whether the junction temperature is within bounds.

In applications where the power dissipated in the semiconductor consists of pulses at a low duty cycle, the instantaneous or peak junction temperature, not average temperature, may be the limiting condition. In this case, use must be made of transient thermal resistance data. For a full explanation of its use, see Motorola Application Note, AN-569.

Other applications, notably RF power amplifiers or switches driving highly reactive loads, may create severe current crowding conditions which render the traditional concepts of thermal resistance or transient thermal impedance invalid. In this case, transistor safe operating area or thyristor  $di/dt$  limits, as applicable, must be observed.

Fortunately, in many applications, a calculation of the average junction temperature is sufficient. It is based on the concept of thermal resistance between the junction and a temperature reference point on the case. (See Appendix A.) A fine wire thermocouple should be used, such as #32AWG, to determine case temperature. Average operating junction temperature can be computed from the following equation:

$$T_J = T_C + R_{\theta JC} \times P_D$$

where  $T_J$  = junction temperature ( $^{\circ}\text{C}$ )  
 $T_C$  = case temperature ( $^{\circ}\text{C}$ )  
 $R_{\theta JC}$  = thermal resistance junction-to-case as specified on the data sheet ( $^{\circ}\text{C}/\text{W}$ )  
 $P_D$  = power dissipated in the device (W).

The difficulty in applying the equation often lies in determining the power dissipation. Two commonly used empirical methods are graphical integration and substitution.

### Graphical Integration

Graphical integration may be performed by taking oscilloscope pictures of a complete cycle of the voltage and current waveforms, using a limit device. The pictures should be taken with the temperature stabilized. Corresponding points are then read from each photo at a suitable number of time increments. Each pair of voltage and current values are multiplied together to give instantaneous values of power. The results are plotted on linear graph paper, the number of squares within the curve counted, and the total divided by the number of squares along the time axis. The quotient is the average power dissipation.

### Substitution

This method is based upon substituting an easily measurable, smooth dc source for a complex waveform. A switching arrangement is provided which allows operating the load with the device under test, until it stabilizes in temperature. Case temperature is monitored. By throwing the switch to the "test" position, the device under test is connected to a dc power supply, while another pole of the switch supplies the normal power to the load to keep it operating at full power level. The dc supply is adjusted so that the semiconductor case temperature remains approximately constant when the switch is thrown to each position for about 10 seconds. The dc voltage and current values are multiplied together to obtain average power. It is generally necessary that a Kelvin connection be used for the device voltage measurement.

## APPENDIX A

### THERMAL RESISTANCE CONCEPTS

The basic equation for heat transfer under steady-state conditions is generally written as:

$$q = hA\Delta T \quad (1)$$

where  $q$  = rate of heat transfer or power dissipation ( $P_D$ ),  
 $h$  = heat transfer coefficient,  
 $A$  = area involved in heat transfer,  
 $\Delta T$  = temperature difference between regions of heat transfer.

However, electrical engineers generally find it easier to work in terms of thermal resistance, defined as the ratio of temperature to power. From Equation 1, thermal resistance,  $R_{\theta}$ , is

$$R_{\theta} = \Delta T/q = 1/hA \quad (2)$$

The coefficient ( $h$ ) depends upon the heat transfer mechanism used and various factors involved in that particular mechanism.

An analogy between Equation (2) and Ohm's Law is often made to form models of heat flow. Note that  $\Delta T$  could be thought of as a voltage; thermal resistance corresponds to electrical resistance ( $R$ ); and, power ( $q$ ) is analogous to current ( $I$ ). This gives rise to a basic thermal resistance model for a semiconductor as indicated by Figure A1.

The equivalent electrical circuit may be analyzed by using Kirchhoff's Law and the following equation results:

$$T_J = P_D(R_{\theta JC} + R_{\theta CS} + R_{\theta SA}) + T_A \quad (3)$$

where  $T_J$  = junction temperature,  
 $P_D$  = power dissipation,  
 $R_{\theta JC}$  = semiconductor thermal resistance (junction to case),  
 $R_{\theta CS}$  = interface thermal resistance (case to heat sink),  
 $R_{\theta SA}$  = heat sink thermal resistance (heat sink to ambient),  
 $T_A$  = ambient temperature.

The thermal resistance junction to ambient is the sum of the individual components. Each component must be minimized if the lowest junction temperature is to result.



The value for the interface thermal resistance,  $R_{\theta CS}$ , is affected by the mounting procedure and may be significant compared to the other thermal-resistance terms.

The thermal resistance of the heat sink is not constant; it decreases as ambient temperature increases and is affected by orientation of the sink. The thermal resistance

of the semiconductor is also variable; it is a function of biasing and temperature. In some applications such as in RF power amplifiers and short-pulse applications, the concept may be invalid because of localized heating in the semiconductor chip.




FIGURE A1 — Basic Thermal Resistance Model Showing Thermal to Electrical Analogy for a Semiconductor

APPENDIX B  
SOURCES OF ACCESSORIES

Manufacturer	Joint Compound	Insulators						Heat Sinks					
		BeO	AlO <sub>2</sub>	Anodize	Mica	Plastic Film	Silicone Rubber	Stud	Flange	Disc	Thermowatt	Uni/Duo Watt	RF Stripline
Aavid Eng.	Ther-o-link 1000	—	—	—	—	—	—	X	X	—	X	—	—
AHAM	—	—	—	—	—	—	—	X	X	—	X	—	—
Astrodyne	#829	—	—	—	—	—	—	X	X	X	X	X	—
Delbert Blinn	—	X	—	X	X	X	X	X	X	—	—	—	—
IERC	Thermate	—	—	—	—	—	—	X	X	—	X	X	X
Staver	—	—	—	—	—	—	—	X	X	—	X	X	X
Thermalloy	Thermacote	X	X	X	—	X	—	X	X	X	X	X	X
Tor	TJC	X	—	X	X	X	—	X	X	—	X	—	—
Tran-tec	XL500	X	—	—	—	X	X	X	X	X	X	X	X
Wakefield Eng.	Type 120	X	—	X	—	—	—	X	X	X	X	X	—
Wei Corp.	—	—	—	—	—	—	—	X	X	—	—	—	—

Other sources for Joint Compounds: Dow Corning, Type 340  
Emerson & Cuming, Eccoshield — SO (Electrically Conducting)  
Emerson & Cuming, Eccotherm — TC-4 (Electrically Insulating)

APPENDIX B  
SUPPLIERS ADDRESSES

Aavid Engineering, Inc., 30 Cook Court, Laconia, New Hampshire 03246 (603) 524-4443

AHAM Heat Sinks, 27901 Front Street, Rancho, California 92390 (714) 676-4151

Astrodyne, Inc., 353 Middlesex Avenue, Wilmington, Massachusetts 01887 (617) 272-3850

Delbert Blinn Company, P.O. Box 2007, Pomona, California 91766 (714) 623-1257

Dow Corning, Savage Road Building, Midland, Michigan 48640 (517) 636-8000

Eaton Corporation, Engineered Fasteners Division, Tinnerman Plant, P.O. Box 6688, Cleveland, Ohio 44101 (216) 523-5327

Emerson & Cuming, Inc., Dielectric Materials Division, 869 Washington Street, Canton, Massachusetts 02021 (617) 828-3300

International Electronics Research Corporation, 135 West Magnolia Boulevard, Burbank, California 91502

(213) 849-2481

The Staver Company, Inc., 41-51 North Saxon Avenue, Bay Shore, Long Island, New York 11706

(516) 666-8000

Thermalloy, Inc., P.O. Box 34829, 2021 West Valley View Lane, Dallas, Texas 75234 (214) 243-4321

Tor Corporation, 14715 Arminta Street, Van Nuys, California 91402 (213) 786-6524

Tran-tec Corporation, P.O. Box 1044, Columbus, Nebraska 68601 (402) 564-2748

Wakefield Engineering, Inc., Wakefield, Massachusetts 01880 (617) 245-5900

Wei Corporation, 1405 South Village Way, Santa Ana, California 92705 (614) 834-9333

6.0

# Application Notes & Supplemental Literature

## Contents

	Page
Power Supply	
Circuit Design .....	7-2
Audio Control	
Circuit Design .....	7-3
Power Transistor .....	7-4
Power MOSFETs .....	7-4
Thyristors .....	7-5
Zeners .....	7-6

## SUPPLEMENTAL LITERATURE

The following documents may provide additional information for your circuit designs. Copies may be obtained from Motorola Semiconductor Products Inc., Literature Distribution Center, P.O. Box 20924, Phoenix, AZ 85036.

### POWER SUPPLY CIRCUIT DESIGN

#### **AN-719 A New Approach to Switching Regulators**

This article describes a 24-Volt, 3-Ampere switching mode supply. It operates at 20 kHz from a 120 Vac line with an overall efficiency of 70%. New techniques are used to shape the load line. The control portion uses a quad comparator and an opto coupler and features short circuit protection.

#### **AN-725 A Low-Cost 80 V-1.5 A Color TV Power Supply**

A full-wave SCR power supply is proposed for application in line operated color television receivers. Economy of design is maintained while providing good regulation against line, load and temperature changes.

#### **AN-737A Switched Mode Power Supplies—Highlighting a 5-V, 40-A Inverter Design**

This application note identifies the features of various regulator circuits that are in use today in AC to DC power supplies. The note also illustrates how these circuits may be used as complementary building blocks in a system design. Primary emphasis is on switched mode regulators because they fill the present need for energy and space savings.

A complete 5-V, 40-A line operated inverter supply is described in detail including design procedures for the magnetic components. The inverter itself is a "state-of-the-art" design which features CMOS logic, high voltage power transistors, Schottky rectifiers and an opto-electronic coupler. It operates with a full load efficiency of 80% at a frequency of 20kHz.

#### **AN-752 An 80-Watt Switching Regulator for CATV and Industrial Applications**

This application note describes a 24-Volt, 3-Ampere switching, regulated power supply that operates above 18 kHz from a 40-to 60-Volt, 60-Hz square wave source (CATV power line—from a ferroresonant transformer) or a dc standby source with input output isolation. The control circuit consists of a dual operational amplifier and a linear integrated circuit timer which are used to vary the on time of a new high-speed power transistor. The circuit provides good efficiency, good regulation, low output ripple and incorporates input and output voltage over shut-down protection.

#### **AN-767 A Line Operated, Regulated 5V/50A Switching Power Supply**

This application note describes a regulated 220V ac to 5 Vdc converter using high voltage switching transistors and Schottky barrier rectifiers. The control functions are all performed by integrated circuits.

#### **AN-786 Power Darlington Load Line Considerations**

Power Darlington load lines are discussed in the light of a typical application of a Switchmode Darlington power transistor. Darlington advantages are reviewed and the test circuit is introduced. Load line analysis revealed a reverse bias SOA problem and just enough snubbing was used to insure reliability without unduly sacrificing efficiency.

#### **AN-803 The Effect of Emitter-Base Avalanching on High-Voltage Power Switching Transistors**

Reverse biasing the base of a power transistor during turn-off decreases its turn-off switching losses. This application note investigates the effect of increasing the bias into avalanche on the life, switching speeds and inductive turn-off stresses on several types of high-voltage switching power transistors.

#### **AN-828 The Effects of Base Drive Conditions on RBSOA**

This application note describes the turn-off stresses placed on high voltage power transistors when used in clamped inductive load switching applications. The effects of off-boas voltage  $V_{BE(off)}$ , reverse base current  $I_{B2}$ , forward base current  $I_{B1}$  and temperature on the RBSOA capability and switching speeds are illustrated. Also described is the non-destruct RBSOA test circuit used in generating this data.

#### **AN-845 New Power Bipolars compare favorably with FETs for Switching Efficiency**

Power MOSFETs are recognized as being extremely fast switching devices, but are they more efficient than bipolars in all or many high voltage switching applications? The answer is—it depends. Efficiency is a measure of dissipation, which, in switchmode circuits, consists primarily of switching losses, both turn-off and turn-on, and saturation losses. Since switching losses are a function of the switching frequency and saturation losses are relatively constant, there reaches a point in the frequency spectrum

where one loss predominates over the other. Thus, in low frequency applications, devices with low saturation or ON voltage would show lower losses as measured by the device case temperature and at high frequencies, the fast switchers would run cooler.

#### **AN-861 Power Transistor Safe Operating Area—Special Considerations for Motor Drives**

Motor drives present a unique set of safe operating area conditions to power output transistors. Starting with the basics of forward and reverse safe operating area, considerations unique to motor drives are discussed.

#### **EB-66A A Symmetry Correcting Circuit for Use with the MC3420**

EB-66 shows a method of implementing an external symmetry-correction circuit with the MC3420 Switchmode Regulator Control IC to

insure balanced operation of the power transformer in push-pull inverter configurations.

#### **MC3420/3520 Switchmode Regulator Control Circuit**

The MC3520/3420 is an inverter control unit which provides all the control circuitry for PWM push-pull, bridge and series type Switchmode power supplies.

#### **TL494/495 Switchmode Pulse Width Modulation Control Circuits**

The TL494 and TL495 combine the best features of existing PWM control circuits and add other on-chip functions. These devices provide, on a single monolithic chip, all the control circuitry for PWM push-pull, bridge and series type switchmode power supplies.

## **AUDIO CONTROL CIRCUIT DESIGN**

#### **AN-240 SCR Power Control Fundamentals**

Relationships of control angle to peak voltage, average voltage, RMS voltage and power are presented in chart form. Time constants for relaxation oscillators are discussed for both DC and AC supplies. These basic form the heart of SCR control.

#### **AN-483B 20 and 30 Watt Power Amplifiers Using Darlington Output Transistors**

Use of monolithic power Darlington output transistors can greatly simplify the design of highfidelity amplifiers. Described herein is a 20-Watt amplifier which uses only three transistors, and a 30-Watt amplifier which uses four.

#### **AN-484A Medium-Power Audio Amplifiers**

This note describes a basic circuit design approach for audio complementary power amplifiers. Procedures are detailed for the selection of input, driver and output transistors. Both simple and Darlington transistor systems are included. Biasing, thermal considerations, overload protection and power supply information is given extensive treatment.

Design examples, including all circuit values, performance data and suggested P.C. board layouts, are given for simple transistor amplifiers at the 3, 5, 7, 10, 15, 20, 25, and 35 Watt

levels. Also included are three amplifiers using Darlington output transistors at the 15, 20, and 25 Watt levels.

#### **AN-485 High-Power Audio Amplifiers with Short-Circuit Protection**

This application note describes a recommended circuit approach for high-performance audio amplifiers in the 35-Watt to 100-Watt RMS power range. Circuitry is included which enables the amplifier to operate safely continuously under any load condition including a short.

#### **AN-755 Solid-State Relays for AC Power Control**

Solid-State Relays (SSRs) using both SCRs and Triacs are examined in detail. The advantages and disadvantages of SSRs compared with electro-mechanical relays are discussed. Inductive loads are reviewed and snubbing suggestions made. Parts lists are given for SSRs for voltages of 120 and 240 V rms and currents from 5 to 113 A rms. Also described are circuits to give ac and CMOS compatibility.

#### **AN-766 A Variable Frequency Control for 3Ø Induction Motors**

This application note describes a variable voltage drive system for three-phase induction motor controls. A survey of possible system configurations and a detailed description of a semi-converter/transistor inverter quasi-square wave drive system are included.



## POWER TRANSISTORS

### AN-569 Transient Thermal Resistance — General Data and Its Use

Data illustrating the thermal response of a number of semiconductor die and package combinations are given. Its use, employing the concepts of transient thermal resistance and superposition, permit the circuit designer to predict semiconductor junction temperature at any point in time during application of a complex power pulse train.

### AN-778 Mounting Techniques for Power Semiconductors

For reliable operation, semiconductors must be properly mounted. Discussed are aspects of preparing the mounting surface, using thermal compounds, insulation techniques, fastening techniques, handling of leads and pins, and evaluation methods for the thermal system.

### AN-785 Reverse Bias Safe Operating Area

The rating of high voltage, high speed switching transistors for safe turn-off operations is examined. Clamped inductive turn-off measurements are used to generate a switching RBSOA—reverse bias safe operating area—which can be used in conjunction with load line analysis to assure proper transistor operation. The effects of inductance, temperature, base turn-off conditions and forward base drive on RBSOA are included in the discussion.

### EN-101 Verifying Collector Voltage Ratings

Methods of verifying the various voltage ratings given on transistor data sheets are described. Practical test circuits are given and testing problems are discussed. A detailed discussion of the avalanche breakdown mechanism and the significance of various voltage ratings is also included.

### AN-828 The Effects of Base Drive Conditions on RBSOA

This application note describes the turn-off stresses placed on high voltage power transis-

tors when used in clamped inductive load switching applications. The effects of off-bias voltage  $V_{BE(off)}$ , reverse base current  $I_{B2}$ , forward base current  $I_{B1}$  and temperature on the RBSOA capability and switching speeds are illustrated. Also described is the non-destruct RBSOA test circuit used in generating this data.

### AN-845 New Power Bipolars Compare Favorably with FETs for Switching Efficiency

This application note discusses whether Power MOSFETs are more efficient than Bipolars in all or many high voltage switching applications.

### AN-873 Understanding Power Transistor Dynamic Behavior— $dv/dt$ Effects on Switching RBSOA—

Power transistor dynamic behavior can be affected to a large extent by  $dv/dt$  limitations. A look at the internal workings of the transistor readily shows how these limitations arise. A simple circuit model is developed which reproduces the behavior of power transistors in  $dv/dt$  limited modes of operation. Experience with the model gives some guidelines for minimizing  $dv/dt$  limitations in practical circuits.

### AN-875 Power Transistor Safe Operating Area—Special Considerations for Switching Power Supplies

The purpose of this application note is to take a look at some of the more subtle aspects of how stress imposed by the power supply relates to transistor safe operating area and differentiate those stresses that the transistor can handle from those it cannot. In order to provide a proper foundation, special considerations are preceded with a review of forward bias safe operating area.

### AR-119 Dynamic Saturation Voltage — A Designer's Comparison

### AR-120 Speeding Up The Very High Voltage Transistor

## POWER MOSFETs

### TDT-101A

This note describes a circuit for a 60 W, 100 kHz FET switcher with four output voltages, operating from 120 Vac.

### TDT-102

This TDT defines how the Motorola MMH0026 Dual MOS Clock Driver and MC14050CP Hex Inverter can serve the drive requirements of TMOS Power MOSFETs.

### TDT-103

This design tip discusses some drive considerations of Power MOSFETs which are different from Bipolar Transistors.

### TDT-104

This TDT discusses paralleling Power MOSFETs in a very fast, highvoltage, high current switch.

### TDT-105

This TDT reviews a typical Designer's data sheet. The Motorola Designer's Data Sheet provides all vital parameters necessary for the engineer who is designing tomorrow's switching circuits.

## THYRISTORS

### **AN-268 Pulse Triggering of Radar Modulator SCR's**

Factors involved in dynamic gate triggering are examined and relations of gate triggering characteristics to variations of total current amplifications with gate current are shown.

### **AN-290B Mounting Procedure for, and Thermal Aspects of, Thermopad Plastic Power Devices.**

This application note provides information concerning the handling and mounting of Thermopad Plastic packages, as well as information on some thermal aspects.

### **AN-293 Theory and Characteristics of the Unijunction Transistor**

This note discusses the theory of operation, the important characteristics and the behavior of the unijunction transistor under several operating conditions. In addition, a comparison is made between the different fabrication methods used to construct the UJT. Included is a table explaining UJT nomenclature.

### **AN-295 Suppressing RFI in Thyristor Circuits**

Measures taken to suppress RFI are shown. Design considerations and examples are explored as well as some solutions to the RFI problem.

### **AN-466 Circuit Applications for the Triac**

This note discusses the basic theory of operation of the triac with control methods and circuit applications. Among the applications included are basic switches, lamp dimmers, motor controls, a heater control, a flasher, a regulator, protective circuits and zero-point switching.

### **AN-482 Electronic Speed Control of Appliance Motors**

This application note discusses the possibilities of controlling several types of induction motors, universal motors and permanent-magnet motors, and includes circuit designs for each. By matching the motor to its electronic control, the designer can obtain a simple and efficient system.

### **AN-509 True RMS Voltage Regulators**

This note describes ac voltage regulators that are ideal for use with electronic and electrical equipment such as lamps and heaters that are highly sensitive to supply voltage. These regulators maintain constant RMS voltage levels for input or load changes.

### **AN-527 Theory, Characteristics and Applications of the Programmable Unijunction Transistor**

This note discusses the characteristics of a programmable unijunction transistor (PUT) and offers comparisons with the Annular unijunc-

tion. Also included are several circuits showing the versatility of the PUT.

### **AN-569 Transient Thermal Resistance—General Data and Its Use**

Data illustrating the thermal response of a number of semiconductor die and package combinations are given. Its use, employing the concepts of transient thermal resistance and superposition, permit the circuit designer to predict semiconductor junction temperature at any point in time during application of a complex power pulse train.

### **AN-780A Applications of the MOC3011 Triac Driver**

This note describes methods of applying the MOC3011 optically coupled triac driver to provide simple and effective interfaces from logic or microprocessor systems to ac power systems.

### **AN-843 A Review of Transients and their Means of Suppression**

This note addresses the problem of transient overvoltages which most electronic equipment designs must deal with. Effective transient suppression requires that the impulse energy is dissipated in the added suppressor at a low enough voltage so the capabilities of the circuit or device will not be exceeded.

### **AN-849 Guide to Thyristor Applications**

In this note, significant thyristor characteristics, the basis of their rating, and their relationship to circuit design are discussed.

### **AN-862 Interfacing Digital Circuits to Thyristor Controlled AC Loads**

This note describes the interfacing of triacs with integrated circuit drivers (e.g., logic gates) for the control of ac power loads.

### **EB-30 Sensitive Gate SCR's — Don't Forget the Gate-Cathode Resistor**

In applications of sensitive gate SCR's the gate-cathode resistor,  $R_{GK}$  is an important factor. Its value affects, in varying degrees, such parameters as  $I_{GT}$ ,  $V_{DRM}$ ,  $dV/dt$ ,  $I_H$ , leakage current, and noise immunity. This bulletin discusses these relationships and gives typical data on the performance of devices in the 2N6236 (4 A) family. Similar relationships can be expected for the 2N5060 (800 mA) family.

### **EB-103 The MOS SCR, A New Thyristor Technology**

With the introduction of the Motorola developed MOS SCR, the circuit designer is now offered a device which has the advantages of the high input impedance and fast turn-on of a power MOSFET and the regenerative, latching action of a thyristor. It is easily driven by low power logic — CMOS in this case — but the driver can be an IC or circuit with pull-down (sinking) capability.



## ZENER DIODES

### **AN-784A Transient Power Capability of Zener Diodes**

Because of the sensitivity of semiconductor components to voltage transients in excess of their ratings, circuits are often designed to inhibit voltage surges in order to protect equipment from catastrophic failure. This note discusses the power capability of zener diodes for transient suppression.

## NOTES

## NOTES

## NOTES

## **1.0 Power Transistors**

**1.1 Index and Cross Reference**

**1.2 Selector Guide**

**1.3 Data Sheets**

## **2.0 Thyristors**

**2.1 Index and Cross Reference**

**2.2 Selector Guide**

**2.3 Data Sheets**

## **3.0 TMOS Power MOSFET**

**Selector Guide**

## **4.0 Rectifiers**

**Selector Guide**

## **5.0 Regulator and Reference Diodes**

**Selector Guide**

## **6.0 Outline Dimensions/Leadform Options/Mounting Hardware & Techniques**

## **7.0 Application Literature**







**MOTOROLA** Semiconductor Products Inc.

BOX 20912 • PHOENIX, ARIZONA 85036 • A SUBSIDIARY OF MOTOROLA INC.